

HP 71600B Series of Gbit/s Testers

Service Manual

SERIAL NUMBERS

This manual applies directly to:
HP 71600B Series of Gbit/s Testers with serial number(s) prefixed 3136U
For additional important information about serial numbers,
refer to SERIAL NUMBER INFORMATION in Chapter 1.



HP Part No. 71600-90009
Microfiche Part No. 71600-90034
Printed in U.K. December 1992

WARRANTY

This Hewlett-Packard product is warranted against defects in materials and workmanship for a period of one year from date of shipment. During the warranty period, Hewlett-Packard Company will, at its option, either repair or replace products which prove to be defective.

For warranty service or repair, this product must be returned to a service facility designated by HP. Buyer shall prepay shipping charges to HP and HP shall pay shipping charges to return the product to Buyer. However, Buyer shall pay all shipping charges, duties, and taxes for products returned to HP from another country.

HP warrants that its software and firmware designated by HP for use with an instrument will execute its programming instructions when properly installed on that instrument. HP does not warrant that the operation of the instrument, or software, or firmware will be uninterrupted or error free.

LIMITATION OF WARRANTY

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environment specifications for the products, or improper site preparation or maintenance.

NO OTHER WARRANTY IS EXPRESSED OR IMPLIED. HP SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

EXCLUSIVE REMEDIES

THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HP SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

CERTIFICATION

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility and to the calibration facilities of other International Standards Organization members.

PRINTING HISTORY

The Printing History shown below lists all Editions and Updates of this manual and the printing dates(s). The first printing of this manual is Edition 1. The Edition number increments by 1 whenever the manual is revised. Updates, which are issued between Editions, contain replacement pages to correct the current Edition of the manual. Updates are numbered sequentially starting with Update 1. When a new Edition is created, it contains all the Update information for the previous Edition. Each new Edition or Update also includes a revised copy of this printing page. Many product updates or revisions do not require manual changes and, conversely, manual corrections may be done without accompanying product changes. Therefore, do not expect a one-to-one correspondence between product updates and manual updates.

Edition 1 (71600-90009)

December 1992

ASSISTANCE

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products.

For any assistance, contact your Hewlett-Packard Sales and Service Office. Addresses are provided at the back of this manual.

NOTICE

The information contained in this document is subject to change without notice.

Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Ltd.

WARNING

READ THE FOLLOWING NOTES BEFORE INSTALLING OR SERVICING ANY INSTRUMENT.

1. IF THIS INSTRUMENT IS TO BE ENERGISED VIA AN AUTO-TRANSFORMER MAKE SURE THAT THE COMMON TERMINAL OF THE AUTO-TRANSFORMER IS CONNECTED TO THE NEUTRAL POLE OF THE POWER SOURCE.
2. THE INSTRUMENT MUST ONLY BE USED WITH THE MAINS CABLE PROVIDED. IF THIS IS NOT SUITABLE, CONTACT YOUR NEAREST HP SERVICE OFFICE. THE MAINS PLUG SHALL ONLY BE INSERTED IN A SOCKET OUTLET PROVIDED WITH A PROTECTIVE EARTH CONTACT. THE PROTECTIVE ACTION MUST NOT BE NEGATED BY THE USE OF AN EXTENSION CORD (POWER CABLE) WITHOUT A PROTECTIVE CONDUCTOR (GROUNDING).
3. BEFORE SWITCHING ON THIS INSTRUMENT:
 - a. Make sure the instrument input voltage selector is set to the voltage of the power source.
 - b. Ensure that all devices connected to this instrument are connected to the protective (earth) ground.
 - c. Ensure that the line power (mains) plug is connected to a three-conductor line power outlet that has a protective (earth) ground. (Grounding one conductor of a two-conductor outlet is not sufficient).
 - d. Check correct type and rating of the instrument fuse(s).

Contents

1. General Information

Documentation Description	1-1
Operating Manual	1-1
Installation and Verification Manual	1-1
Programming Manual	1-1
Service Manual	1-1
HP 70004A Graphics Display	1-1
HP 70001A Mainframe	1-1
How To Use This Manual	1-2
Introduction	1-2
Chapter 1: General Information	1-2
Chapter 2: Installation	1-2
Chapter 3: Performance Tests	1-2
Chapter 4: Adjustments	1-2
Chapter 5: General Troubleshooting	1-2
Chapter 6: Repair	1-2
Chapter 7: Theory of Operation	1-2
Appendixes	1-2
Specification	1-3
Safety Considerations	1-3
Instruments Covered by Manual	1-3
HP 71600B Series of Error Performance Analyzers and Pattern Generators	1-4
Introduction	1-4
General Information	1-5
Remote Control	1-5
HP-IB Interface and Capability:	1-5
Capability:	1-5
Modes:	1-5
Addressable:	1-5
Controller:	1-5
Power Requirements	1-5
Voltage Range:	1-5
Frequency Range:	1-5
Power Consumption:	1-5
Environmental	1-5
Operating Temperature Range:	1-5
Storage Temperature Range:	1-6
Humidity:	1-6
EMC:	1-6
Noise:	1-6
Calibration Interval:	1-6
Options	1-6

Ordering Information	1-6
Instrument and Module Descriptions	1-7
Introduction	1-7
HP 70001A Mainframe	1-7
Description	1-7
HP 70004A Graphics Display	1-8
Description	1-8
HP 70841B Pattern Generator	1-10
Description	1-10
Specifications	1-10
Operating Frequency Range	1-10
Patterns	1-10
PRBS Test Patterns:	1-10
Zero Substitution/Variable Mark Density Test Patterns	1-11
Zero Substitution	1-11
Variable Mark Density	1-11
Word Test Patterns	1-11
Pattern Stores	1-11
Alternating Word Test Patterns	1-11
Alternate Patterns	1-11
Resolution	1-12
Add Errors	1-12
Error Inject	1-12
Trigger Pulse	1-12
Trigger Pattern for Zerosub PRBS, Mark Density PRBS, or User Pattern	1-12
Alternate Pattern Trigger	1-12
Frequency Measurement	1-13
Status Indicators	1-13
Front Panel LEDs:	1-13
Clock Input/Output and Data Output	1-13
AUX INPUT	1-13
Introduction	1-13
Auxiliary Input Control of Alternate Patterns	1-13
Path	1-13
Auxiliary Input Control of Alternate Words	1-14
Path	1-14
Data Output Inhibit	1-14
HP 70842B Error Detector	1-15
Description	1-15
Specifications	1-15
Operating Frequency Range:	1-15
Patterns	1-15
Error Measurements	1-16
Error Analysis	1-16
Power-loss Seconds	1-16
Frequency Measurement	1-16
Measurement Period	1-17
Real-time Clock:	1-17
Gating Periods:	1-17
Manual:	1-17
Single:	1-17

Repeat:	1-17
Gating Period Format	1-17
Gating after a Power Loss	1-17
Gating Period Elapsed % Display	1-18
ERROR OUTPUT	1-18
Pattern Synchronization	1-18
Sync Gain/Loss Criteria:	1-18
Sync Gain Times	1-18
Clock and Data Inputs	1-19
ERROR COUNT INHIBIT (on rear panel)	1-19
TRIGGER OUTPUT (on rear panel)	1-19
Result Logging	1-19
Print Modes	1-19
Status Indicators	1-20
Front Panel LEDs:	1-20
HP 70311A/HP 70312A Clock Source Modules	1-21
Description	1-21
User Interface	1-21
Using Softkeys to Select User Functions	1-21
Specifications	1-21

2. Installation

Preparation for Use	2-2
Initial Inspection	2-2
Operating Requirements	2-2
Operating and Storage Environment	2-2
Physical Specifications	2-3
Power Requirements	2-3
Power Cables	2-4
Line Voltage Selection	2-4
Display (HP 70004A) Line Voltage Selector	2-4
Mainframe (HP 70001A) Line Voltage Selector	2-5
Line Fuses	2-6
Accessing the Display (HP 70004A) and Mainframe (HP 70001A) Fuses	2-6
Fuse Ratings	2-6
HP-MSIB Address Switches	2-7
Factory Preset HP-MSIB Addresses	2-7
Error Detector Module Address Switches	2-7
Pattern Generator Module Address Switches	2-8
Clock Source Module Address Switches	2-9
Display Address Switches	2-9
HP-IB Address Switches	2-10
Factory Preset HP-IB Addresses	2-10
Bench Operation	2-10
Rack Mount Installation	2-10
System Installation	2-12
Procedure	2-13
System Verification	2-15
Error Performance Analyzer System Verification	2-15
Pattern Generator System Verification	2-17
Selftest at Power-on	2-19

Installing/Removing Modules	2-20
Installing a Module into a Display	2-20
Installing a Module into a Mainframe	2-21
3. Performance Tests	
Introduction	3-1
Module Verification	3-1
System Verification	3-1
Test Levels	3-1
Calibration Cycle	3-2
Warm-up Time	3-2
Measurement Uncertainties	3-2
Performance Test Limits	3-2
Frequency Counter Measurements	3-2
Rise Time Measurements	3-2
Recommended Test Equipment	3-3
Operational Verification	3-4
Pattern Generator Performance Tests	3-4
Test Frequencies	3-4
Clock Source	3-5
Pattern Generator Module Preliminary Setup	3-5
Clock Input Levels	3-6
Clock Output Waveforms	3-10
Data Output Waveforms	3-16
Trigger Output Waveform and Data Output Intrinsic Jitter	3-22
PRBS $2^n - 1$ Pattern Length	3-27
PRBS 2^n Variable Mark Density	3-30
PRBS 2^n Zero Substitution	3-34
Error Add	3-37
User Selectable Patterns and Memory Backup	3-40
Disc Drive Test	3-46
Auxiliary Input Test	3-49
Error Detector Performance Tests	3-54
Test Frequencies	3-55
Error Detector Module Preliminary Setup (Master/Slave)	3-56
Preliminary Setup (Master/Master)	3-57
Clock Input Levels	3-59
PRBS $2^n - 1$ Pattern Synchronization, Error Detect and Audible Indicator	3-62
PRBS 2^n Pattern Synchronization, Error Detect and Memory Backup	3-66
PRBS 2^n with Variable Mark Density	3-70
PRBS 2^n with Zero Substitution	3-73
Internal User Selectable Pattern Synchronization and Error Detect	3-76
Data Input Range (Automatic 0/1 Threshold)	3-79
Error Output Waveform and Data Input Delay	3-83
Data Input Invert	3-87
Pattern Synchronization Threshold	3-90

4. Adjustments	
Adjustments	4-1
Introduction	4-1
Pattern Generator Adjustments	4-1
Reference Settings	4-1
Equipment Required	4-1
Pattern Generator Clock Input AGC	4-2
Clock Driver Adjustments.	4-4
DC Adjustments.	4-4
Waveform Adjustment.	4-4
Error Detector Adjustments	4-6
Reference settings	4-6
Equipment Required	4-6
Clock Loss Adjustment	4-6
Clock Driver Adjust.	4-7
DC Adjustments	4-7
Waveform Adjustment	4-8
5. General Troubleshooting	
Troubleshooting Levels	5-1
Recommended Test Equipment	5-1
Recommended Test Setup	5-2
Safety Considerations	5-2
Power-on Selftests	5-3
After Service Safety Checks	5-3
Anti-Static Precautions	5-3
Static-Free Workstation	5-3
Soldering	5-3
Anti-Static Freezer Spray	5-3
Anti-Static Products	5-3
Element Level Troubleshooting Chart	5-4
System Indicators	5-5
Error Indicators	5-6
VOLT/TEMP Troubleshooting	5-7
CURRENT Troubleshooting	5-8
HP-MSIB Troubleshooting	5-9
Clock Loss Troubleshooting	5-11
Clock Source Output	5-11
DATA LOSS Troubleshooting	5-11
SYNC LOSS and ERRORS Troubleshooting	5-12
Communication Troubleshooting	5-12
Troubleshooting Preliminaries	5-13
Equipment Required	5-13
Equipment Setup	5-13
Access to the Pattern Generator and Error Detector Hardware	5-14
Module Top Cover Removal	5-14
Removing and Replacing Module Assemblies	5-15
A2 Assembly Removal	5-15
A3 Assembly Removal	5-15
A4 Assembly Removal	5-15
A6/A7 Removal	5-16

Separating A6 and A7	5-16
A5 Assembly Removal	5-16
Separating A5 and A42	5-17
Disc Drive Removal	5-17
Pattern Generator Troubleshooting	5-18
Overview	5-18
Equipment Required	5-18
Power On LED Checks	5-19
Procedure	5-19
Front Panel LED Check	5-20
Procedure	5-21
Display Troubleshooting	5-22
Clock Circuitry Troubleshooting	5-23
Procedure	5-24
Trigger Output Troubleshooting	5-25
Procedure	5-25
Data Output Troubleshooting	5-26
Procedure	5-26
Error Input and Aux Input Troubleshooting	5-27
Procedure	5-27
Disc Drive Troubleshooting	5-28
Checking PSU Supply Rails	5-29
Power Rail Troubleshooting	5-30
All voltage Rails Incorrect.	5-30
One or more voltage rails correct	5-30
Error Detector Assembly Level Troubleshooting	5-31
Overview	5-31
Error Detector Troubleshooting	5-33
Power on Led checks.	5-33
Front Panel LED check	5-34
Display Troubleshooting	5-35
Error Detection Troubleshooting	5-37
Clock Circuitry Troubleshooting	5-37
Data Circuitry Troubleshooting	5-38
Trigger Output Troubleshooting	5-38
Sync Loss Troubleshooting	5-38
Error Output and Auxiliary Input Troubleshooting	5-38
Checking PSU Supplies Rails	5-38
Power Rail Troubleshooting	5-39
All voltage rails incorrect.	5-40
One or more voltage rails correct	5-40

6. Repair	
Repair	6-1
Introduction	6-1
Instrument Protection	6-1
Anti-Static Precautions	6-1
Static-Free Workstation	6-1
Soldering	6-2
Anti-Static Freezer Spray	6-2
Anti-Static Products	6-2
Ordering Information	6-3
Check Digit (CD)	6-3
After Service Product Safety Checks	6-3
Replaceable Parts	6-4
HP 70841B Pattern Generator Replaceable Parts	6-4
HP 70841B Pattern Generator Replaceable Parts	6-4
HP 70842B Error Detector Replaceable Parts	6-6
HP 70842B Error Detector Replaceable Parts	6-6
7. Theory of Operation	
Theory of Operation	7-1
Overview	7-1
Pattern Generation	7-2
Parallel Pattern Generator	7-2
Trigger Pulse	7-2
Alternate Patterns	7-2
Error Inject	7-2
Clock Circuitry	7-2
CLOCK OUTPUT Hybrid (A42)	7-2
SWITCHES and VERNIER Hybrids (A42)	7-2
CLOCK DRIVER Hybrid (A6)	7-2
MUX Hybrid (A6)	7-3
A6 Data Output Amp/Retimer	7-3
Control and Interfacing	7-4
A3 Control Processor	7-4
A5 Interface 1	7-4
Floppy Disc Drive	7-4
A4 Interface 2	7-4
A2 Power Supply Assembly	7-4
Front Panel LED Assembly A8	7-5
Error Detector Theory of Operation	7-6
Overview	7-6
Data Input Circuitry	7-6
Clock Circuitry	7-7
Error Detector Gate Array and RAM Memory	7-7
A4 Measurement Processor and Demux Control Circuitry	7-7
A5 Interface 1 Assembly	7-7
A3 Control Processor	7-8
A8 Front Panel Board Assembly	7-8
A2 Power Supply Assembly	7-8

A. MMS Errors	
MMS Errors - Reporting and Troubleshooting	A-1
Introduction	A-1
MMS Errors	A-1
Error Reporting	A-1
Error Troubleshooting	A-1

Index

Figures

1-1. AUX Input Timing Diagram	1-14
1-2. Data Output Inhibit	1-14
4-1. Clock AGC Power Measurement	4-2
4-2. Clock AGC Waveform Measurement Equipment Hook-up.	4-3
4-3. A42 Component Location	4-3
4-4. Clock Driver Adjustments Location	4-4
4-5. Clock Driver Waveform Adjustment Equipment Hook-up	4-4
4-6. A6 Connectors Location	4-5
4-7. Clock Loss Adjustment Instrument Hook-up	4-6
4-8. Clock Driver Adjustable Components	4-7
4-9. Error Detector Clock Driver Equipment Hook-up	4-8
5-1. Pattern Generator Block Diagram	5-18
5-2. Power On LED Flow Chart	5-19
5-3. Power on LED Hook-up	5-19
5-4. Front Panel LED Flow Chart	5-21
5-5. Display Troubleshooting Flow Chart	5-22
5-6. Pattern Generator Cabling	5-23
5-7. Clock Circuit Flow Chart	5-23
5-8. Trigger Output Flow Chart	5-25
5-9. Data Output Troubleshooting Flow Chart	5-26
5-10. Error and Aux Inputs Flow Chart	5-27
5-11. PSU Troubleshooting Flow Chart	5-29
5-12. Error Detector Block Diagram	5-31
5-13. Error Detector Signal Cabling	5-32
5-14. Error Detector Hook-up	5-33
5-15. Power-on LED Flow Chart	5-33
5-16. Front Panel LED Flow Chart	5-34
5-17. Display Flow Chart	5-35
5-18. Error Detection Flow Chart	5-37
5-19. A2 PSU Component Layout	5-38
5-20. Power Rail Troubleshooting Flow Chart	5-40
7-1. Pattern Generator Block diagram	7-1
7-2. Mux configuration	7-3
7-3. Error Detector Block Diagram	7-6

Tables

4-1. Equipment Required	4-2
4-2. Oscilloscope Settings	4-5
4-3. Oscilloscope Settings	4-8
5-1. Module Supply Voltages	5-20
5-2. Module Supply Voltages	5-30
6-1. Pattern Generator Replaceable Part Numbers	6-4
6-2. Error Detector Replaceable Part Numbers	6-6

General Information

Documentation Description

The following manuals are provided with the HP 71600B Series Error Performance Analyzer and Pattern Generator Systems.

Operating Manual

This manual gives information on how to operate the Error Performance Analyzer System and Pattern Generator Systems. (Part number 71600-90004).

Installation and Verification Manual

Topics covered by this manual include installation, specifications, verification of instrument operation, and troubleshooting techniques. (Part number 71600-90005).

Programming Manual

Provides information to operate the HP 71600B Series Systems remotely. (Part number 71600-90006)

Service Manual

Provides information on how to troubleshoot and repair an HP 71600B Error Performance Analyzer system. (Part number 71600-90009)

HP 70004A Graphics Display

Operating Manual (Part number 70004-90031)
Installation and Verification Manual (Part number 70004-90005)

HP 70001A Mainframe

Installation and Verification Manual (Part number 70001-90021)

How To Use This Manual

Introduction

This manual comprises seven self contained chapters providing the information necessary to calibrate and repair the HP 71600B Series Error Performance Analyzer and Pattern Generator Systems.

The following paragraphs describe each of the chapters and appendixes in this Service Manual. Read through these paragraphs to acquaint yourself with the organization of the manual prior to calibrating or repairing an HP 71600B Series System.

Chapter 1: General Information

This chapter describes the various instruments/modules in the system and lists the documentation provided with each system.

Chapter 2: Installation

This chapter enables you to install your system ready for use.

Chapter 3: Performance Tests

This chapter contains procedures to test the electrical performance of the pattern generator and error detector to the specifications listed in chapter 3 of the HP 71600B Installation manual.

Chapter 4: Adjustments

This chapter contains all the information required to adjust variable components in order to return the instrument to its peak operating capabilities when repairs have been made.

Chapter 5: General Troubleshooting

This chapter provides troubleshooting information to enable system faults to be identified down to element level (whether the pattern generator or error detector is at fault).

Chapter 6: Repair

This chapter provides information on how to order and replace faulty assemblies.

Chapter 7: Theory of Operation

This chapter provides a general description of the operation of both pattern generator and error detector.

Appendixes

Appendix A provides a list and description of MMS errors.

Specification

Instrument specifications are listed in section 3 of the HP 71600B Installation and Verification manual. These specifications are the performance standards or limits against which the HP 71600B is tested.

Safety Considerations

This product is a Safety Class 1 instrument (provided with a protective earth terminal). The instrument and manual should be reviewed for safety markings and instructions before operation. Also read the Warning page at the front of this manual.



Refer To Service Manual : This symbol on the instrument means the user must refer to the instrument Service Manual to protect the instrument from damage.



Protective Earth Ground : Indicates protective earth ground terminal of the ac power source on the instrument. All exposed metal surfaces on the instrument must connect to a protective earth ground terminal.



Frame or Chassis Terminal : This symbol identifies a terminal that is normally common to all exposed metal surfaces on the instrument.

Warning



THE WARNING SIGN DENOTES A HAZARD TO THE OPERATOR. IT CALLS ATTENTION TO A PROCEDURE, PRACTICE, OR THE LIKE, WHICH IF NOT CORRECTLY PERFORMED OR ADHERED TO, COULD RESULT IN INJURY OR LOSS OF LIFE. DO NOT PROCEED BEYOND A WARNING SIGN UNTIL THE INDICATED CONDITIONS ARE FULLY UNDERSTOOD AND MET.

Caution



The CAUTION sign denotes a hazard to the instrument. It calls attention to an operating or maintenance procedure, practice, or the like, which if not correctly performed or adhered to, could result in damage to or destruction of part or all of the instrument. Do not proceed beyond a CAUTION sign until the indicated conditions are fully understood and met.

Instruments Covered by Manual

Attached to the instrument is a serial number plate. This serial number is in the form XXXXUXXXXX. It is in two parts; the first four digits and the letter are the serial prefix and the last five are the suffix. The prefix is the same for all identical instruments, it changes only when a change is made to the instrument. The suffix however, is assigned sequentially and is different for each instrument. The contents of this manual apply to instruments with the serial number prefix(es) listed under SERIAL NUMBERS on the title page.

HP 71600B Series of Error Performance Analyzers and Pattern Generators

Introduction

The HP 71600B Series modular 3 Gbit Error Performance Analyzer and Pattern Generator offers a new, flexible approach to high speed testing.

Two modular measurement products are offered:

The HP 71603B provides complete solutions for error performance analysis to 3 Gbit/s.

The HP 71604B is a high-performance pattern generator operating to 3 Gbit/s.

Both products include the HP 70004A color display and the HP 70001A mainframe.

The differences in the products are shown in the following table.

	Error Performance Analyzers	Pattern Generators
	HP 71603B 100 Mbit/s to 3 Gbit/s	HP 71604B 100 Mbit/s to 3 Gbit/s
Color Display	HP 70004A	HP 70004A
Mainframe	HP 70001A	HP 70001A
Pattern Generator Module	HP 70841B	HP 70841B
Error Detector Module	HP 70842B	-
Clock Source Module	HP 70311A	HP 70311A

Both HP 71600B Series products can be adapted by, for example, adding extra modules. A test solution can also be built which includes modules in almost any combination.

General Information

Remote Control

HP-IB Interface and Capability:

Operates according to IEEE standard 488.1 and 488.2, 1987. Also conforms, where appropriate, to the Standard Commands for Programmable Instruments (SCPI) standard 1990.0

Capability:

SH1,AH1, T6, TEO, L4, LEO, SR1, RL1, PP0, DC1, DT0, C1, C2, C3, C28.

Modes:

Addressable or Controller.

Addressable:

An external Controller has access to all the current results, status and alarms and can control all module functions except HP-IB, HP-MSIB addresses and power switch. An HP 71600B Series System cannot be configured as a Controller over HP-IB by a Controller.

Controller:

The HP 70842B error detector module can print results using an external printer over HP-IB without an external Controller.

Power Requirements

Voltage Range:

Selectable 100, 120, 220 and 240 V ac ($\pm 10\%$) nominal.

Frequency Range:

44 to 66 Hz and 400 Hz nominal.

Power Consumption:

HP 71604B or HP 71603B: 1000 VA max.

All module power requirements are supplied by the mainframe or display.

Environmental

Operating Temperature Range:

0°C to 45°C.

Storage Temperature Range:

-40°C to +65°C.

Humidity:

Operation 15% to 95% relative humidity at 40°C, non-condensing.

EMC:

Conducted and Radiated interference is in compliance with CISPR Pub 11, FTZ 526/1979, and MIL-STD 461B RE02/part 7.

Noise:

LpA < 70 dB	LpA < 70 dB
operator position	am Arbeitsplatz
normal operation	Normaler Betrieb
per ISO 7779	nach DIN 45635 T. 19

Calibration Interval:

Recommended one year.

Options

Option 100:	Delete HP 70311A or HP 70312A clock source module
Option 200:	Delete HP 15680A RF accessory kit.
Option 910:	One additional set of Operating, Verification and Installation manuals.
Option 908:	484 mm (19 in) rack mount kit for equipment without front handles fitted.
Option 913:	484 mm (19 in) rack mount kit for equipment with front handles fitted.
Option +W30:	Two years additional hardware support beyond the standard one year warranty.

Ordering Information


For advice on how to order individual instruments, modules, accessories or manuals refer to the HP 71600B Series Technical Data Sheet (HP Part number 5091-2911E).

Instrument and Module Descriptions

Introduction

An explanation is given here of the mainframe, display and modules that comprise an HP 71600B Series Error Performance Analyzer or Pattern Generator system. For detailed information on the HP 70001A mainframe and HP 70004A display refer to the Operating manuals provided with these instruments. The instruments and modules are described individually, rather than as part of a system.

HP 70001A Mainframe




Description

The HP 70000 Modular Measurement System mainframe provides the structural environment for plug-in instrument modules along with cooling, power, and digital communication bus interface. It is compatible with 1/8, 1/4, 3/8 and 1/2 width modules and has a maximum capacity of eight one-section (1/8 width) modules. Rack compatibility is provided and benchtop use is facilitated with integral bails and optional handles.

Two digital control buses are provided: HP-IB for remote operation in automatic test applications, and a new high performance bus called (Module System Interface Bus) for intermodule communication. The mainframe has good EMC performance (MIL-STD 461B) and has been designed to withstand the rigors of tough, industrial environments. It provides a solid, reliable base around which error performance analyzer systems may be easily configured.

HP 70004A Graphics Display



Description

The HP 70004A display provides a graphic display and menu-driven interface for the HP 70000 Modular Measurement System. The display section of the HP 70004A fulfills the same function as the HP 70206A system graphics display or the HP 70205A graphics display module. The mainframe section of the display also provides the structural environment for plug-in instrument modules along with cooling, power, and digital communication interface buses.

The display shows system configuration information, measurement results, text, graphics, and built-in trace in up to 16 simultaneous colors (selectable from a palette of 4096 colors) at a resolution of 1024 horizontal by 400 vertical pixels. Menu keys are used to establish an interactive front panel for any modular instrument. A 7.5 inch diagonal display screen, menu keys, data and control keys, and a digital knob assist system operation. The display may be stacked or racked with the HP 70001A system mainframe or located remotely away from the rest of the system.

The displays mainframe can accommodate 1/8, 1/4, 3/8, and 1/2 width modules, and has a maximum capacity of four 1/8-width modules. Standard rack compatibility is provided, and bench-top use is enabled with retracting bails and built-in handles.

The HP-MSIB supports high-speed digital communications between modules within the display and instruments connected to the external HP-MSIB loop.

Every module in the display has access to the standard Hewlett-Packard Interface Bus (HP-IB). This bus provides a path of communication among controllers, other HP-IB instruments, and individual modules. The ac power input is switchable between several ranges.


- 87-132V ac, 47-66 Hz
- 174-264 Vac, 47-66 Hz
- 87-132 V ac, 356-444 Hz

The display power supply processes the ac line power to produce regulated 40 kHz ac power for the modules, 5V dc for the HP-MSIB, dc power for the cooling fan, and a TTL-compatible line synchronization signal.

A fan provides cooling for both the display and up to four 1/8-width modules.

Note: The memory card shipped with the HP 70004A display can not be used with the HP 71600 Series Error Performance Analyzer or Pattern Generator systems.

HP 70841B Pattern Generator



Description

The HP 70841B pattern generator module in Hewlett-Packard's Modular Measurement System (MMS) occupies a 4/8 module slot and has eight Input/Output ports, six on the front panel and two on the rear panel. A floppy disc drive enables the user to store user defined patterns up to 4 Mbits in length.

Specifications

The following gives an abbreviated version of pattern generator module specifications; refer to the HP 71600B Series Installation and Verification manual for detailed specifications.

Operating Frequency Range

HP 70841B: 100Mbit/s to 3 Gbit/s

Patterns

The following test patterns are provided:

PRBS Test Patterns:

- $2^{31}-1$, polynomial $D^{31} + D^{28} + 1=0$, inverted.
- $2^{23}-1$, polynomial $D^{23} + D^{18} + 1=0$, inverted (as in CCITT Rec 0.151).
- $2^{15}-1$, polynomial $D^{15} + D^{14} + 1=0$, inverted (as in CCITT Rec 0.151).
- $2^{10}-1$, polynomial $D^{10} + D^7 + 1=0$, inverted.
- 2^7-1 , polynomial $D^7 + D^6 + 1=0$, inverted.

Zero Substitution/Variable Mark Density Test Patterns

- 8192 bits, based on $2^{13}-1$ PRBS;
- 2048 bits, based on $2^{11}-1$ PRBS;
- 1024 bits, based on $2^{10}-1$ PRBS;
- 128 bits, based on 2^7-1 PRBS;

Zero Substitution

Zeros can be substituted for data to extend the longest run of zeros in the above patterns. The longest run can be extended to the pattern length, minus one. The bit after the substituted zeros is set to 1.

Variable Mark Density

The ratio of 1s to total bits in the above patterns can be set to 1/8, 1/4, 1/2, 3/4 and 7/8.

Word Test Patterns

Variable length user patterns from 1 to 4194304 bits are provided.

Resolution from:

- 1 to 32 kbits in 1-bit steps
- 32 kbits to 64 kbits in 2 bit steps
- 64 kbits to 128 kbits in 4 bit steps
- 128 kbits to 256 kbits in 8 bit steps
- 256 kbits to 512 kbits in 16 bit steps
- 512 kbits to 1 Mbits in 32 bit steps
- 1 Mbits to 2 Mbits in 64 bit steps
- 2 Mbits to 4 Mbits in 128 bit steps

Pattern Stores

Four internal user pattern stores capable of holding up to 8192 bits, and eight disc pattern stores capable of storing up to 4 Mbits of data are provided.

Alternating Word Test Patterns

Alternate between two user-programmable 16-bit words under the control of the rear-panel Auxiliary input; changeover is synchronous with the end of the word.

Alternate Patterns

Switch between two patterns (A and B) with the switch occurring at the end of a pattern. There are two modes of operation as follows:

- Switch between two data patterns (A and B), for example from (A to B) or (B to A).
- Enable a single insertion of a number of instances of pattern B to be output. The number of B instances is equal to the smallest integral multiple of the pattern length, that divides exactly by 128.

Patterns A and B must be as follows:

- The same length.
- 1 bit to 2 Mbits in length.

Resolution

1 bit to 16 kbits in 1 bit steps
16 kbits to 32 kbits in 2 bit steps
32 kbits to 64 kbits in 4 bit steps
64 kbits to 128 kbits in 8 bit steps
128 kbits to 256 kbits in 16 bit steps
256 kbits to 512 kbits in 32 bit steps
512 kbits to 1 Mbits in 64 bit steps
1 Mbits to 2 Mbits in 128 bit steps

Add Errors

Single errors or fixed error rates from one error in 10^9 bits to one error in 10^3 bits may be added to the data. External errors may be input to the data via the rear panel ERROR INJECT port.

Error Inject

The rear panel ERROR INJECT input adds a single error to the data output for each rising edge (TTL levels) at the input.

Trigger Pulse

When a pure PRBS is selected (2^{n-1}), the TRIGGER OUTPUT produces a pulse which is either synchronized to the pattern (Pattern mode) or is the input clock divided by 32 (Clock/32 mode).

In PATTERN mode the trigger pattern that the user has entered is matched to the pattern being generated and a trigger pulse is output when the two correspond. If an alternating - word pattern is selected the trigger output pulse is either a regenerated version of the rear panel AUX input, which is used to switch between the words or the input clock divided by 32.

Trigger Pattern for Zerosub PRBS, Mark Density PRBS, or User Pattern

When either of the above patterns are selected the trigger pattern is selected with the TRIGGER BIT softkey, and can be set anywhere within the pattern.

Alternate Pattern Trigger

When an alternate pattern is selected, the user can select between a trigger pulse synchronized to the input or one pulse per pattern.

Frequency Measurement

Measure the incoming clock frequency to five significant digits. If an integral MMS clock source is used (for example HP 70311A or HP 70312A) then the frequency set up on this clock is displayed to ten significant digits.

Status Indicators

Front Panel LEDs:

Clock Loss: Indicates nominal low clock power at Clock Input.
HP-IB and HP-MSIB: Six LEDs indicate status.

Clock Input/Output and Data Output

Specifications for the Clock Input, Data Output and Clock Output ports, and Trigger Output are given in the HP 71600B Series Installation and Verification manual.

AUX INPUT

Introduction

The rear panel AUX INPUT port can be used to control alternate patterns, alternate words or inhibit data. The following paragraphs explain each mode of operation.

Auxiliary Input Control of Alternate Patterns

Path

MENU **select pattern** **user pattern** **ALT PAT CONTROL** **SOURCE AUX USR**

When **ALT PAT CONTROL** and **SOURCE AUX** are selected the instrument will output one of two patterns (A or B). The setting of the **OUTPUT ALT ONCE** softkey, and the signal at the rear panel AUX INPUT control which pattern is output in one of two modes as follows:

- **ALT** selected: The logic state of the signal at the AUX INPUT determines which pattern is output. A logic zero will output pattern A.
- **ONCE** selected: The rising edge of a signal (pulse width >100 ns) at the AUX INPUT causes a number of instances of pattern B to be output. The number of pattern B instances is equal to the smallest integral multiple of the pattern length that divides exactly by 128.

Note

In both modes switching between patterns is at the end of a pattern and is hitless or error free.



Auxiliary Input Control of Alternate Words

Path

MENU select pattern, more 1 of 3, alt words

In Alternate Word mode two user-definable sixteen bit words, WORD 0 and WORD 1 are generated. The rear panel AUX input is used to switch between WORD 0 and WORD 1 at the end of either pattern. A TTL level signal is necessary at the AUX input to switch between words, TTL low selects WORD 0 and TTL high selects WORD 1.

If Alternate Word is selected and there is no input signal present at the AUX input, WORD 1 is selected. The following figure illustrates how the AUX input signal switches the Data Output between WORD 0 and WORD 1, and also gives the position of the Pattern Trigger Output pulse relative to the AUX input signal.




Figure 1-1. AUX Input Timing Diagram


Data Output Inhibit

If neither an alternate pattern nor an alternate word are selected, the data output pattern is gated to zero when the AUX INPUT signal is active (TTL low). See figure 1-2.



Figure 1-2. Data Output Inhibit

HP 70842B Error Detector



Description

The HP 70842B error detector module complements the pattern generator module.

The HP 70842B occupies 4/8 MMS module slot and has five Input/Output ports, two on the front panel and three on the rear panel.

Specifications

The following gives an abbreviated version of the error detector module specifications; refer to the HP 71600B Series Installation and Verification manual for detailed specifications.

Operating Frequency Range:

HP 70842B: 100Mbit/s to 3Gbit/s.

Patterns

PRBS, zero substitution/variable mark density test patterns, and word test patterns are as specified for pattern generator modules.

Error Measurements

The Error Detector counts bit errors by comparing the incoming data bit-by-bit with the internally generated reference pattern. All measurements run during the gating periods, with the exception of Delta Error Count and Delta Error Ratio which run continuously. The measurements performed are:

- Error Count
- Delta Error Count
- Error Ratio
- Delta Error Ratio
- Errored Intervals (second, decisecond, centisecond, millisecond)
- Error Free Intervals (second, decisecond, centisecond, millisecond)
- Error Count 0 → 1
- Error Count 1 → 0
- Error Ratio 0 → 1
- Error Ratio 1 → 0

Error Analysis

The error analysis measurements are based on CCITT Rec G.821 and derived from the bit error results.

- %Unavailability
- %Availability
- %Errored Seconds
- %Severely Errored Seconds
- %Degraded Minutes

Power-loss Seconds

Displayed as the number of seconds the error detector is not able to perform measurements during a gating period due to ac-power-loss. The gating continues to the end of the selected period following restoration of power.

Frequency Measurement

The incoming clock frequency is measured and displayed to five significant digits.

Measurement Period

Real-time Clock:

Provides time and date information for event logging. Battery back-up allows clock to continue running when the instrument is switched off or power fails.

Gating Periods:

There are three gating (measurement timing) modes: Manual, Single and Repeat.

Manual:

Gating period is controlled by the Run/Stop Gating keys. Accumulating results are displayed throughout the measurement and the end of measurement results are held until a new gating period is started.

Single:

Gating period is started by pressing the **RUN GATING** softkey and terminates at the end of the gating period set by the user or when the **STOP GATING** softkey is pressed. Accumulating results are displayed throughout the gating period and the end of gating results are held until a new gating period is started.

Repeat:

Similar to Single but when one timed gating period ends, a new identical period starts. This continues until the measurement is terminated by pressing the Stop Gating key. The measurement results displayed during any period can be the final results of the previous period or the accumulated results for the current period. There is no *deadtime* between consecutive periods.

Gating Period Format

The gating period format can be specified in one of three modes.

- A time period ranging from 1 second to 99 days, 23 hours, 59 minutes, 59 seconds, (resolution 1 second).
- The time for a number of errors to occur, (resolution 1 second). The number of errors can be 10, 100 or 1000.
- The time for a number of bits to be received, (resolution 1 second). The number of bits can be in the range 1E7 through 1E15 in decade steps.

Results summary can be logged to an external printer over HP-IB at the end of each consecutive period.

Gating after a Power Loss

On instruments configured for Master/Slave operation and with AUTO sync selected, gating will restart after a power loss in the following manner.

ON regaining power after a power loss the error detector will attempt to regain sync for approximately 25 seconds.

- If sync is regained within 25 seconds gating will restart immediately.
- If after 25 seconds has elapsed and sync has not been regained, gating is forced to start.

Gating Period Elapsed % Display

This display shows the percentage of gating period which has elapsed (time, errors or bits). When gating by errors or bits, it is a feature of the error detector that the displayed value can be greater than 100%. This arises because the gating period is only completed at 1 second boundaries. If the error or bit threshold is exceeded before the next 1 second boundary occurs then one of the following will be displayed:

Condition	Display
$\text{Threshold} \leq \text{Count} < 10 \times \text{Threshold}$	100 to 999
$\text{Count} \geq 10 \times \text{Threshold}$	*****

ERROR OUTPUT

The rear panel ERROR OUTPUT port produces an NRZ output pulse when errors occur.

Pattern Synchronization

Synchronization to the incoming pattern can be performed automatically or manually. In manual mode, the Sync Start key forces the error detector to attempt synchronization with the received pattern.

Sync Gain/Loss Criteria:

Synchronization is gained when the measured error rate is less than the set sync threshold. Synchronization loss occurs when the measured error rate exceeds the selected sync threshold. Selectable thresholds between 1×10^{-1} and 1×10^{-8} are provided.

Sync Gain Times

For most RAM based patterns synchronization should occur in approximately 2 to 3 seconds. However synchronization times are dependent on pattern length and pattern content, and will increase as pattern length increases. For very long patterns (for example 4 Mbits) times could be of a minute or more.

Clock and Data Inputs

Refer to the HP 71600B Series Installation and Verification manual for detailed specifications for these inputs.

ERROR COUNT INHIBIT (on rear panel)

An ECI (active high) signal present at the input will inhibit the error counting of errors in the instrument for a multiple of 16 clock periods.

TRIGGER OUTPUT (on rear panel)

The trigger output pulse is synchronous with the error detector reference pattern. For RAM based patterns the pulse position can change as follows following a resynchronization:

- The absolute position of the pulse can vary by 15 bits.
- The position of the trigger pulse relative to a pattern generator trigger can vary by a number of pattern lengths for patterns which are not a multiple of 128 bits.

Result Logging

Results can be logged to most standard HP-IB 80 column printers. There are two modes of operation; with and without an external controller.

With an external controller, information on results, status and alarms is provided for the controller.

Without an external controller, the error detector module can be set in controller mode to permit output of results, status and alarms to an external printer or other logging device.

Print Modes

Two modes are provided:


- On-Demand: Prints time-of-day and selected set of results when **Log On Demand** key is pressed.
- Gating: Logs time-stamped events during gating and/or a user selected summary of measured results and alarm durations at the end of each gating period. A conditional printing trigger can be set so that printing occurs only on errors or error ratios exceeding a value selected by the user.

Status Indicators

Front Panel LEDs:

- Gating:** Signifies measurements in progress.
- Clock Loss:** Indicates nominal low clock power at Clock Input.
- Data Loss:** Indicates no transitions in the last decisecond. Under certain circumstances, this LED will not be illuminated when there is no signal connected to the DATA IN port. With no input, 'auto-threshold' sets the input 0/1 threshold to the mean of the idle input. Noise is seen as valid transitions around that threshold. The Data Loss indicator is operative when 'manual threshold' is selected and the 0/1 threshold level altered from the 'auto-threshold' mean value.
- Sync Loss:** Illuminated in accordance with sync gain/loss criteria as specified.
- Errors:** Indicates one or more data errors in the last decisecond.
- HP-IB/MSIB:** Six LEDs indicate status.

HP 70311A/HP 70312A Clock Source Modules



Description

The HP 70311A and HP 70312A modules are synthesized clock sources designed to operate from 16 to 3300 MHz and 16 to 1500 MHz respectively. Both modules are part of the Hewlett-Packard Modular Measurement System (MMS) and may be used as a clock source for the HP 71600B Series of error performance analyzers and pattern generators, or any other MMS system with a suitable display (for example HP 70004A).

The clock source contains a non-volatile memory store which can be used to store and recall 10 user-definable instrument setups.

User Interface

The HP 70311A clock source does not itself have a display or keyboard capability. It formats information suitable for an MMS display and communicates with the display over the HP-MSIB interface. The HP 70312A clock source user interface is identical to the HP 70311A. The recommended display for use with the clock source is the HP 70004A.

Using Softkeys to Select User Functions

Clock source functions are set up using softkeys on either side of the display.

Specifications

The HP 70311A/HP 70312A clock source, Operating and Calibration manual (Part number 70311-90000) provides detailed information on specifications, installation and user operation.

Installation

This chapter enables you to install your system ready for use. The information is presented under the following headings:

Preparation for Use	Provides information you should read before you install your system. It contains information on initial inspection, power requirements, address switches and rack mount kits.
System Installation	Shows you how to install your system. As you progress through the procedure, you will be directed to other relevant information.
System Verification	Describes how you power-on and verify correct system installation, and directs you to troubleshooting (if there are any problems).
Selftest at Power-on	Details the instrument status during selftest at power-on.
Installing/Removing Modules	Describes how you install modules into a Display and Mainframe.

Preparation for Use

This section should be read before you install your system. It contains the following:

- Initial Inspection
- Operating Requirements
- Line Voltage Selection
- Line Fuses
- Power Cables
- HP-MSIB Address Switches
- HP-IB Address Switches
- Bench Operation
- Rack Mount Kits

Initial Inspection

Warning



To avoid hazardous electrical shock, do not perform electrical tests when there are signs of shipping damage to any portion of the outer enclosure (covers, panels, meters).

Inspect the shipping container for damage. If the shipping container or cushioning material is damaged, it should be kept until the contents of the shipment have been checked for completeness and the elements in your system have been checked both mechanically and electrically. Procedures for checking the electrical operation are given in chapter 3 of this manual.

If any element in your system appears damaged or is defective, contact the nearest Hewlett-Packard service office. Hewlett-Packard will arrange for repair or replacement of the equipment without waiting for a claim settlement. Retain the shipping materials for the carrier to inspect.

Mainframes and stand-alone instruments such as the HP 70004A Display, are shipped with the front handles attached.

Undamaged shipping materials should be kept. Original HP or equivalent shipping materials are required for system or module re-shipment, as substandard packaging may result in damage. Refer to *Returning Modules for Service* in chapter 1 of the HP 71600B Installation and Verification manual for information on re-shipment.

Operating Requirements

Operating and Storage Environment

The system may be operated in temperatures from 0 °C to +45 °C. For storage, the temperature range is -40 °C to +65 °C.

The system should be protected against temperature extremes which may cause condensation within the elements in your system.

Physical Specifications

The physical dimensions and weight of each element in your system are contained in chapter 3 *Specifications* of the HP 71600B Installation and Verification manual.

Power Requirements

The line voltage requirements for the Display and Mainframe are as follows:

115 V line operation: 90 to 132 V ac, 47 to 66 Hz

230 V line operation: 198 to 264 V ac, 47 to 66 Hz

The maximum power consumption is as follows:

Display 260 W maximum, 350 VA maximum

Mainframe 310 W maximum, 570 VA maximum








Warning



Before turning the system on, make sure it is grounded through the protective conductor of the power cable to a socket outlet with protective earth contact. Any interruption of the protective (grounding) conductor inside or outside the instrument, or disconnection of the protective earth terminal, can result in personal injury.

Power Cables

The Display and Mainframe are equipped with a three-wire power cable. When connected to a properly grounded power outlet, this cable grounds the instrument case. The power cable shipped with each instrument depends on the country of destination. The plug configuration and the power cable part numbers are listed below. If the appropriate power cable(s) are not supplied with your system or are damaged, notify the nearest Hewlett-Packard sales and service office and replacement(s) will be provided.

						
8120-2104	8120-1369	8120-1689	8120-1351	8120-1378 US 8120-4753 JAP	8120-2956	8120-4211

The color code used in each power cable is given below:

Line Brown
Neutral Blue
Ground Green/yellow

Line Voltage Selection

Display (HP 70004A) Line Voltage Selector

Caution




Before you connect the power cable to the Display, check that the **LINE VOLTAGE SELECTOR** switch is set for the correct line voltage source.

If the wrong voltage is selected, one of the following may happen:

If 115 V line operation is selected and you connect to a 230 V ac line power source, the fuse may blow.

If 230 V line operation is selected and you connect to a 115 V ac line power source, the instrument will not power-on correctly.

The **LINE VOLTAGE SELECTOR** slide switch is located through a slot in the left side-panel.



Mainframe (HP 70001A) Line Voltage Selector

Caution




Before you connect the power cable to the Mainframe, check that the LINE VOLTAGE SELECTOR switch is set for the correct line voltage source.

If the wrong voltage is selected, one of the following may happen:

If 115 V line operation is selected and you connect to a 230 V ac line power source, the fuse may blow.

If 230 V line operation is selected and you connect to a 115 V ac line power source, the instrument will not power-on correctly.

The LINE VOLTAGE SELECTOR slide switch is located through a slot in the bottom panel (the switch is set for 115 V operation in the above diagram).




Line Fuses

The line fuses of the Display and Mainframe are located in the line-module housings on the rear panel.

Accessing the Display (HP 70004A) and Mainframe (HP 70001A) Fuses

The Display and Mainframe use similar line-module housings (see the following diagram). To access the fuses:

1. Ensure no power cable is connected to the line-module housing.
2. Use a screwdriver to lever open the fuse holder. A spare line fuse is located inside the fuse holder.



Fuse Ratings

The fuse ratings and the part numbers for 115 V ac and 230 V ac operation are listed below:

The Display and Mainframe fuse rating are 6.3 A, 250 V (HP 2110-0703) for both 115 and 230 V ac operation.

HP-MSIB Address Switches

The HP-MSIB address switches are factory preset to configure your *Error Performance Analyzer* or *Pattern Generator* as a master/slave Modular Measurement System (MMS).

If you want to change the master/slave addressing or want to change to master/master configuration, ensure you are fully aware of the HP-MSIB address protocol, see chapter 6 of the HP 71600B Installation and Verification manual.

In an Error Performance Analyzer system the Error Detector master module controls the slave Pattern Generator module and the Clock Source. The Pattern Generator module (a slave to the Error Detector) is a sub-master to the Clock Source. The Clock Source is controlled directly by the Pattern Generator, and indirectly by the Error Detector (through the Pattern Generator).

In a Pattern Generator system the master module is the Pattern Generator, it controls the slave Clock Source.

Factory Preset HP-MSIB Addresses


The factory preset HP-MSIB addresses (row,column) are listed below:

Display	:	0, 20
Error Detector	:	0, 17*
Pattern Generator	:	1, 18 (for the <i>Error Performance Analyzer</i>)
	:	0, 18* (for the <i>Pattern Generator</i> system)
Clock Source	:	2, 19

* Column value defines the factory preset HP-IB addresses.


Error Detector Module Address Switches

These are accessed through a slot on top of the module. The factory preset settings are shown in the following diagram:



Pattern Generator Module Address Switches

These are accessed through a slot on top of the module. The factory preset settings for a Pattern Generator module in an *Error Performance Analyzer* system are shown in the following diagram:




Note



The factory preset settings for a Pattern Generator module in a *Pattern Generator* system are (0, 18).


Clock Source Module Address Switches

These switches are housed in a dual-in-line (DIL) package, the factory preset switch settings and location are shown in the following diagram:



Display Address Switches

These are located on the rear panel of the HP 70004A Display, it has no row switches (it defaults to row 0) - only column switches (the factory preset settings are shown in the following diagram):



HP-IB Address Switches

The HP-MSIB address switches in a master module (Error Detector or Pattern Generator) also act as HP-IB switches. If you want your system to communicate over the HP-IB:

The *row* switches must be set to 0.

The *column* switches define the *HP-IB* address.

If you want to change the HP-IB address (ie, use an address that is different from that defined by the *column* switch settings), it is recommended that you use the Display *HP-IB Address* function, see the *HP 71600 Series Operating Manual*.

Caution



It is not recommended that you change the HP-IB address using the HP -MSIB/HP-IB switches, as these also change the HP-MSIB address. If the HP-MSIB address protocol is violated your system will fail to operate.

Factory Preset HP-IB Addresses

The Error Detector HP-IB address is factory preset to 17 (column part of HP-MSIB switch setting).

The Pattern Generator HP-IB address is factory preset to 18.

Bench Operation

Plastic feet are included with Mainframes and stand-alone instruments to provide bench operation convenience. The plastic feet are self-aligning when systems are to be stacked.

Rack Mount Installation


Front handles must be removed when fitting the system rack mount options.

The rack mounts that are available are illustrated in the diagram on page 2-11. Angled brackets (HP 12679C) may be ordered to provide additional rear or side support for the rack mounted instruments. The table below lists the rack mount kit part numbers.

Device	Rack Mount Kit	
	Option 908	Option 913
Display	HP 5062-3979	HP 5062-4073
Mainframe	HP 5062-3978	HP 5062-4072


REMOVING HANDLES

Remove Trim Strip and
Flat-Head Machine Screw
M4 x 10L
four places each side



OPTION 908 RACKMOUNT FLANGES WITHOUT HANDLES


PAN HEAD
Machine Screw
M4 x 10L
four places each side



RACK FLANGE
HP 5020-8863
one each side

OPTION 913 RACK MOUNT WITH HANDLES

PAN HEAD
Machine Screw
M4 x 16L
four places each side




SUPPLIED WITH
INSTRUMENT

RACK FLANGE
HP 5020-8875
one each side

NOTE: LEFT FRONT IS SHOWN IN EACH EXAMPLE.

System Installation

Your HP 71600 Series can be installed to operate as an *Error Performance Analyzer* or as a *Pattern Generator* system.



Use the following table to identify the elements (by product number) which make up your system:

Element	HP 71603B Error Performance Analyzer	HP 71604B Pattern Generator
Display	HP 70004A	HP 70004A
Mainframe	HP 70001A	HP 70001A
Pattern Generator	HP 70841B	HP 70841B
Error Detector	HP 70842B	-
*Clock Source	HP 70311A	HP 70311A

* Clock Source is not supplied if Option 100 is ordered with your system, see *Options* on page 1-6 for more detail.

Caution



Ensure that no power cables are connected. Also check that the LINE power switches are set to off.

Procedure


Caution

Ensure that the Display and Mainframe line voltage selector switches are set for the line voltage being used, also check the fuse ratings, see pages 2-4 and 2-6.

1. Use the factory preset HP-MSIB and HP-IB addresses to install the Display and Modules as a master/slave system, see the diagram on the previous page and pages 2-7 to 2-10.
2. If your system is an Error Performance Analyzer, install your *Error Detector* module into the Display, see page 2-20.
3. If your system is a Pattern Generator, install 4 blanking panels into the Display.
4. Install your Pattern Generator module into the left side of the Mainframe and Clock Source module into the right side, see page 2-21.
5. Arrange the elements which make up your system for bench operation. The plastic feet on the Display and Mainframe are self aligning when systems are stacked. To rack mount your system, refer to *Rack Mount Installation*, see page 2-10.
6. Connect the HP-MSIB cables as follows:

Caution

Your system must be powered down when connecting or disconnecting HP-MSIB cables.



The diagram shows the systems viewed from the rear.

7. Connect the *CLOCK IN* port of the Pattern Generator module to the *CLOCK OUT* of the Clock Source module, using the accessory cable HP 70841-60049.

Note

The other front panel ports on the Pattern Generator and Error Detector modules are interconnected according to the application you want to undertake. Accessory Kit HP 15680A contains the necessary cables, adapters and 50Ω terminations. Unused ports must be terminated in 50Ω.

8. Connect the two power cables to your system then connect the cables to the power outlets.

Caution

Check the power cables for damage before powering on your system, see the *Power Cables* on page 2-4.

Your system is now ready for *System Verification*, see page 2-15.


System Verification

This section contains procedures which will enable you to verify that your *Error Performance Analyzer* (see this page) or *Pattern Generator* system (see page 2-17) has been correctly installed.

Error Performance Analyzer System Verification

The Error Detector and Pattern Generator modules are connected back-to-back, then the system selftest and instrument preset parameters are used to verify correct installation. A description of what you will see during selftest is given in *System Selftest at Power-on*, see page 2-19 (since selftest takes only 15 seconds approximately to complete, you should read the description before powering on your system).

1. Interconnect the front panel ports as shown below, then prior to switching on your system, read *Selftest at Power-on* on page 2-19.



Note : All unused Pattern Generator and Error Detector ports must be terminated in 50 Ω .

The HP 15680A RF Accessory Kit contains the 50 Ω terminations.

2. Switch on the two *Line* power switches (in any order) - wait approximately 15 seconds for selftest to end.

- Press the Display **INST PRESET** key to set up the instrument preset parameters. The display should be as follows:

RT	18:49:46 17.09.1998	USER
select pattern	HP 78842A ERROR DETECTOR (Main Results) (8,17)	2^23-1
select page	Error Count: ----- Delta Error Count: 0 Error Ratio: ----- Delta Error Ratio: 0.000e+00	2^15-1
dat o/p err-add	Clock Frequency: 1.0000 GHz Power Loss Seconds: ----- Sync Loss Seconds: ----- Date - Time: 1998-09-17 18:49:51	2^10-1
trg o/p clk o/p	HP 78841A PATTERN GENERATOR (Status) (1,18)	2^7-1
data input	Data Normal Pattern: PRBS 2^23-1 Trigger Pattern: 000000000000000000000000 Trigger Mode: PATTERN	user pattern
gating	Data Amplitude: 500.0 mV Data High Level: 0.000 V (0 V term) Data Output Delay: 0 s Clock Amplitude: 500.0 mV	alt words
more 1 of 2	Internal Clock Freq: 1,000,000,000 Hz	more 1 of 3

- Check that the displayed clock frequency is 100 MHz and that the *ACT* indicators on all modules are lit.
- Press the Display **DISPLAY** key, the *ACT* indicators should extinguish and an *A* should appear at the top left of the display.
- Press the Display **MENU** key, the *A* should disappear and the *ACT* indicators should light.
- Press **data input** then **more 1 of 2** (right menu). Press **CLK-DAT ALIGN** then wait a few seconds for the clock and data signals to align (see *HP 71600 Series System Operating Manual*).
- Press **gating** followed by **RUN GATING**. The *GATING* indicator on the Error Detector should light.
- Check that the displayed error count is 0.


If the system does not operate as described (ie, selftest fails or error indicators are lit after selftest), go to the troubleshooting in chapter 5.

If there are no errors, the system is ready for use.

Pattern Generator System Verification

The Pattern Generator is connected to a counter, then the system selftest and instrument preset parameters are used to verify correct installation. A description of what you will see during selftest is given in *System Selftest at Power-on*, see page 2-19 (since selftest takes only 15 seconds approximately to complete, you should read the description before powering on your system).

1. Interconnect the front panel ports as shown below, then prior to switching on your system, read *Selftest at Power-on* on page 2-19.




Note - All unused Pattern Generator ports must be terminated in 50 Ω .

The HP 15680A RF Accessory Kit contains the 50 Ω terminations.

2. Switch on the two *Line* power switches (in any order) - wait approximately 15 seconds for selftest to end.

- Press the Display **INST PRESET** key to set up the instrument preset parameters. The display should be as follows:



- Check that the displayed clock frequency is 100 MHz and that the module *ACT* indicator is lit.
- Press the Display **DISPLAY** key, the module *ACT* indicator should extinguish and an *A* should appear at the top left of the display.
- Press the Display **MENU** key, the *A* should disappear and the *ACT* indicator should light.
- Set the Frequency Counter Scale to Ratio B/A.
- Check that the reading on Frequency Counter is 33554432 ± 0.1 . The Frequency Counter sensitivity may require adjustment to obtain a stable reading.
- Set the Frequency Counter to Ratio C/A.
- Press **2^7-1**.
- Check that the reading on the Frequency Counter is 4064 ± 0.1 . The Frequency Counter sensitivity may require adjustment to obtain a stable reading.

If the system does not operate as described (ie, selftest fails or error indicators are lit after selftest), go to the troubleshooting in chapter 5.


If there are no errors, the system is ready for use.

Selftest at Power-on

At power on the Error Performance Analyzer system or Pattern Generator system performs a selftest (this takes approximately 15 seconds to complete), during this time the Display, Mainframe, Error Detector and Pattern Generator modules and Clock Source operate as follows:

Display

The display is blank for the first few seconds of the selftest, it then shows a multi-colored raster. The raster sweeps to the right, to show a blue back-ground. For the remainder of the selftest the display is as follows:



After selftest the Display may continue to display the above, or will display the module parameters present prior to the last power down.

Mainframe

All front panel indicators extinguish except for *LINE*.

Error Detector Module

All front panel indicators are lit for approximately eight seconds then extinguished for the remainder of the selftest.

After selftest the *ACT* indicator should light.

Pattern Generator Module

All front panel indicators are lit for approximately five seconds then extinguished for the remainder of the selftest.

After selftest the *ACT* indicator should light.

Clock Source Module


All front panel indicators are lit for approximately five seconds then extinguished for the remainder of the selftest.

After selftest the *ACT* indicator should light.

Installing/Removing Modules

Use the following procedures to install your module into the Display or Mainframe. To remove a module, perform the steps in the reverse order.

Installing a Module into a Display




1. Open the front panel door then insert the module.
2. Secure the module by pressing against its front panel while tightening the hex-nut latch with an 8 mm hex-ball driver.

When removing an Error Detector module, disconnect any cable that may be connected to the rear panel *ERROR OUT* port.

When removing a Pattern Generator module, disconnect any cable that may be connected to the rear panel *AUX IN* port.

Installing a Module into a Mainframe



1. Open the front panel door, then insert the Clock Source module into the right side of the Mainframe.

Caution



The Mainframe *LINE* power switch must be set to off before the front panel door will open.

2. Secure the module by pressing against its front panel while tightening the hex-nut latch with an 8 mm hex-ball driver.
3. Insert the Pattern Generator module into the left side of the Mainframe.
4. Secure the module by pressing against its front panel while tightening the hex-nut latch with an 8 mm hex-ball driver.

When removing a Pattern Generator module, disconnect any cable that may be connected to the rear panel *AUX IN* port.

Performance Tests

Introduction

Module Verification

This chapter contains procedures to test the electrical performance of the Pattern Generator and Error Detector modules to the specifications listed in chapter 3 of the HP 71600B Installation and Verification manual.

The Pattern Generator module test procedures start on page 3-4.

The Error Detector module test procedures start on page 3-54.

System Verification

If the electrical performance of an Error Performance Analyzer or Pattern Generator system has to be verified, then in addition to the above tests each element in the system must be checked, using the performance tests from the appropriate manual.

Use the following table to identify the elements (by product number) which make up the system to be tested.

Element	HP 71603B Error Performance Analyzer	HP 71604B Pattern Generator
Display*	HP 70004A	HP 70004A
Mainframe	HP 70001A	HP 70001A
Pattern Generator	HP 70841B	HP 70841B
Error Detector	HP 70842B	-
Clock Source	HP 70311A	HP 70311A

*Monochrome Display HP 70205A or HP 70206A may be substituted.

Test Levels

There are two levels of performance testing:

Operational Verification Provides >90% confidence that the system or module is operating to its full warranted specification.

Full Performance Test Ensures that the system or module is operating to its full warranted specification.

Performance tests for the Pattern Generator and Error Detector must be done in the order shown. A list of the recommended test equipment required is given in the table on page 3-3.

Results of each module Performance Test may be recorded on the Test Record at the end of chapter 3, or on the Abbreviated Test Record for Operational Verification.

If any module test fails to meet specification, refer to the Adjustments in chapter 4. If after adjustment the specification still cannot be met, refer to the *General Troubleshooting* in Chapter 5 of this manual.

Calibration Cycle

The system requires periodic verification of performance. Results may be recorded on the Test Record at incoming inspection and used for comparison in yearly maintenance and calibration or after repairs or adjustments.

Warm-up Time

The system must be switched on for a minimum of 30 minutes before carrying out any tests.

Measurement Uncertainties

Performance Test Limits

All the measurements made in the performance test section of this manual comply with the 4:1 required by Mil Std 45662A. The tests involving critical specifications use a frequency counter and an oscilloscope. The uncertainties of both pieces of equipment are explained below.

Frequency Counter Measurements

All the measurements made with the frequency counter(s) are A/B ratio measurements hence timebase and trigger uncertainties can be neglected. Therefore the accuracy is the measured value, plus or minus one count.

Rise Time Measurements

There are two factors to be taken into consideration here, the rise time of the oscilloscope and the rise time of the cables. The cables used are the ones supplied in the HP 15680A Accessory Kit. These cables are specified to have an effective bandwidth of 40 GHz.

The cable rise time is $= 0.35/40 = 8.75$ ps.

The specified rise time of the HP 54121T Oscilloscope is 19.4 ps.

The maximum rise time of the measuring system is derived from the calculations below.

$$\sqrt{8.75^2 + 19.4^2} = 22ps$$

In all cases this exceeds the 4:1 requirement.

3-2 Performance Tests

Recommended Test Equipment

The test equipment required is listed in the following table. Equipment which meets or exceeds the critical specifications may be substituted for the recommended model.

Recommended Test Equipment

Instrument	Critical Specification	Recommended Model	Use *
Display Unit **	Unique	HP 70004A	PATO
Mainframe Unit **	Unique	HP 70001A	PATO
Pattern Generator **	Unique	HP 70841A/B	PATO
Digitizing Oscilloscope	> 20 GHz Bandwidth	HP 54121T	PATO
Four Channel Test Set	50 Ω Termination. Interface to Digitizing Oscilloscope with selectable attenuation.	HP 54121A	PATO
Frequency Counter	Frequency Range 10 Hz-1.3 GHz, Ratio Measurement.	HP 5328B Opt 031	PTO
Microwave Counter	Frequency Range 10 Hz-3 GHz	HP 5343A; HP 5342A	PTO
Pulse Generator	12 MHz to 5 MHz pulse rate; Variable pulse width 100 to 250 ns; Amplitude ≥ 5 Vpk-pk.	HP 8116A	PATO
Synthesized Sweeper	50 MHz-3 GHz Sinewave RF. Output -10 to +10 dBm. Noise < -140 dBc, f < 300 MHz; < -130 dBc, 300 MHz-2 GHz; < -140 dBc, f > 2 GHz.	HP 83620A; HP 8665A	
Pulse Generator	1 to 5 MHz pulse; Variable width 0 to 100%	HP 8116A	PTO
RF Accessory Kit	Cables and connectors supplied with unit.	HP 15680A	PATO
Power Meter	-10 to +10 dBm ± 0.03 dB; 50 MHz to 3 GHz.	HP 436A	PATO
Power Sensor	-10 to +10 dBm $\pm 2\%$; 50 MHz to 3 GHz; 50 Ω .	HP 8481A; HP 8482A	PATO
Power Splitter	Output Tracking <0.1 dB; 50 MHz to 3 GHz; 50 Ω .	HP 11667A; HP 11667B	PATO
Attenuator (fixed 10 dB)	50 MHz to 1 GHz; ± 1 dB; 50 Ω .	HP 8491A; HP 8491B	PATO

*P=Performance Tests; A=Adjustments; T=Troubleshooting; O=Operational Verification

** May be a calibrated part of the system under test.

Operational Verification

The Operational Verification tests quickly establish with >90% confidence that the HP 71600 Series meets the published specifications. The following table lists all the Operational Verification Tests.

Operational Verification

Test	Page Number
Pattern Generator Checks	
Clock Input Levels	3-6
Clock Output Waveforms	3-10
Data Output Waveforms	3-16
PRBS $2^n - 1$ Pattern Length	3-27
Error Detector Checks	
Clock Input Levels	3-59
PRBS 2^n Synchronization, Error Detect and Memory Backup	3-66
Error Output Waveform and Data Input Delay	3-83

Pattern Generator Performance Tests

These tests (on pages 3-6 to 3-53) ensure that the HP 70841B 0.1-3 GHz Pattern Generator module meets specification. Before carrying out any of the tests - do the *Pattern Generator Module Preliminary Setup*.

Test Frequencies

The terms *minimum* and *maximum* are used to define test frequencies in the performance tests. These frequencies are defined in the following table:

Module	Minimum Frequency	Maximum Frequency
HP 70841B	100 MHz	3 GHz

Clock Source

The HP 83620A Synthesized Sweeper or equivalent (see the *Recommended Test Equipment* on page 3-3) provides the clock signal for the Pattern Generator module in the following performance tests.

Note The system Clock Source should not be used for performance testing.



Pattern Generator Module Preliminary Setup

1. Note the Pattern Generator module HP-MSIB address (row, column). It must be returned to this setting after its performance has been verified.
2. Set the *row* address to 0 and the *column* address to 18, see page 2-8.
3. Plug the Pattern Generator module (to be tested) into the HP 70004A Display.
4. Power-on the Display (system selftest occurs at power-on, takes approximately 15 seconds to complete).
5. Press **DISPLAY** followed by **NEXT INST** to establish a communication link between the Pattern Generator module and the Display.
6. Press **INST PRESET** to initialize the Pattern Generator module to its preset or default state. After several seconds the display should be as follows:

RT	HP 13:58:51 18.09.1990	USER
select	HP 70041A PATTERN GENERATOR (Status) (0,18)	2^23-1
pattern	Clock Loss Data Normal	
edit		2^15-1
usr-pat	Pattern: PRBS 2^23-1 Trigger Pattern: 000000000000000000000000	
dat o/p		2^10-1
err-add	Trigger Mode: PATTERN	
trg o/p	Data Amplitude: 500.0 mV	2^7-1
clk o/p	Data High Level: 0.000 V (0 V term)	
misc	Data Output Delay: 0 s	user pattern
	Clock Amplitude: 500.0 mV	alt words
	External Clock Freq: 0.0000 Hz	more 1 of 3

Clock Input Levels

Specifications

Clock Input

Waveform: Sinewave from the HP 70311A/HP 70322A (or equivalent) Signal Generators.

Amplitude: ± 4 dBm.

Return Loss: Over operating frequency range > 10 dB typical.

Impedance: 50Ω nominal.

Interface: ac coupled.

Connector: N-type female.

Alternative Clock Sources: The HP 8665A and HP 8644A Synthesized Generators are compatible. Other clock sources can be used provided they meet the following criteria:

Noise: SSB broadband noise floor, offsets > 10 MHz from the carrier in the range 10 MHz to 4 GHz:

Carrier Frequency	Noise Floor (dBc/Hz)
	<i>HP 70841B</i>
< 300 MHz	< -140
300 MHz to 2 GHz	< -130
> 2 GHz	< -140

Description

A clock signal at 0 dBm is applied to the Pattern Generator *CLOCK IN* port from a Synthesized Sweeper. The Synthesized Sweeper output is reduced to the minimum level specified for the Pattern Generator *CLOCK IN* port - the *CLOCK OUT* signal is checked visually on the Digitizing Oscilloscope to ensure no degradation has occurred. The Synthesized Sweeper output is then increased to the maximum level specified for the Pattern Generator *CLOCK IN* port - again the *CLOCK OUT* signal is monitored on the Digitizing Oscilloscope to ensure no degradation has occurred. The Clock Loss alarm functions on the Pattern Generator are tested by reducing the *CLOCK IN* signal level until these alarms are displayed. These tests are repeated at two other clock frequencies.


Equipment

Synthesized Sweeper : HP 83620A
Digitizing Oscilloscope : HP 54121T
Four Channel Test Set : HP 54121A
RF Accessory Kit : HP 15680A
Display : HP 70004A
Power Meter : HP 436A
Power Sensor : HP 8482A
Power Splitter : HP 11667A

Procedure

Checking the Minimum Level at the CLOCK IN port

1. Initialize the Pattern Generator, see page 3-5.
2. Press **CLK O/P** followed by **CLOCK AMPLTD**. Set the clock amplitude to 1V using the numeric and **ENTER** keys. Set **TRIGGER PAT CLK** to **CLK**.
3. Connect the equipment as shown:



4. Set the Digitizing Oscilloscope for the following parameters:

CHAN : Atten X1; CH 1 on; CH 2,3,4; off CH 1 amplitude 200 mV/Div;
 Offset 0 mV.

TIMEBASE : Sweep Speed 1 ns/Div; Delay 16 ns; Delay Ref left; Triggered.

TRIGGER : Trig level -500 mV; Slope +ve; Atten X1; HF sense off; HF Reject off.

DISPLAY : Display Mode Persist; Display Time 10 s; Screen Single; Graticule grid; Bandwidth 20 GHz.

Note



The above parameters may be obtained by using the Digitizing Oscilloscope *Autoscale* function and modifying as required.

5. Set the Power Meter to read *dBm* (100% CAL factor).

Note




The Power Sensor should be calibrated using the Power Meter internal reference. Refer to the Power Meter Operating Manual for details.

6. Set the Synthesized Sweeper to the minimum module frequency and adjust the level for a reading of 0 dBm on the Power Meter.

Clock Input Levels

- Adjust the Digitizing Oscilloscope timebase and delay to position a single *CLOCK OUT* pulse in the center of the display. The display below shows a typical pulse for the HP 70841B module:



Ch. 1	= 200.0 mVolts/div	Offset	= 6.375 mVolts
Timebase	= 1.00 ns/div	Delay	= 19.5000 ns
Delta V	= 437.50 mVolts	Vmarker1	= -210.00 mVolts
Vmarker1	= -210.00 mVolts	Vmarker2	= 227.50 mVolts
Delta T	= 332.2 ps	Stop	= 17.6442 ns
Start	= 17.3120 ns		

Trigger on External at Pos. Edge at -480.5 mVolts

- Reduce the Synthesized Sweeper for a reading of -4 dBm on the Power Meter.
- Ensure the displayed pulse is unchanged from step 7. Any changes in pulse amplitude, risetime, falltime, preshoot and overshoot will be clearly observed on the display due to the long persist time.

Checking the Maximum Level at the CLOCK IN port

- Increase the Synthesized Sweeper for a reading of +4 dBm on the Power Meter.
- Ensure the displayed pulse is unchanged from step 7. Any changes in pulse amplitude, risetime, falltime, preshoot and overshoot will be clearly observed on the display due to the long persist time.

Checking Clock Loss Alarms

- Reduce the Synthesized Sweeper level until the *CLK LOSS* alarm indicator on the Pattern Generator module is lit. The **Clock Loss** alarm message should appear on the display. Typically, *CLK LOSS* will occur below -10 dBm. Confirm this level on the Power Meter.

3-8 Performance Tests

Checking CLOCK IN Levels at the Maximum Frequency

13. Repeat steps 7 to 12 with the Synthesized Sweeper frequency set to 3 GHz. The Digitizing Oscilloscope timebase and delay will need to be adjusted to obtain a single *CLOCK OUT* pulse for measurement.

Clock Output Waveforms

Specifications

Clock and $\overline{\text{Clock}}$ Outputs

All specifications are for the output terminated 50Ω to 0 V.

Amplitude: Range: 0.5 V to 2 V p-p nominal. Resolution: 10 mV nominal.

Transition Times: 10 % to 90% at 25°C typical

	HP 70841B
3 GHz	< 120 ps
1 GHz	< 150 ps
100 MHz	< 1.3 ns

Preshoot/Overshoot: < 15% typical at 25°C.

Impedance: 50Ω nominal.

Interface: dc coupled.

Connectors: N-type female.

Description

A Digitizing Oscilloscope is used to measure selected parameters of the waveforms at the Pattern Generator *CLOCK OUT* and $\overline{\text{CLOCK OUT}}$ ports and to verify *data delay*.

In the data delay test the *trigger output* signal (which is in fixed phase alignment with the *data signal*) is used as the Digitizing Oscilloscope reference and the *clock signal* position on the display indicates the data delay.


Equipment

Synthesized Sweeper : HP 83620A
Digitizing Oscilloscope : HP 54121T
Four Channel Test Set : HP 54121A
RF Accessory Kit : HP 15680A
Display : HP 70004A

Procedure

Checking Maximum Frequency Waveforms at the CLOCK OUT Port

1. Initialize the Pattern Generator, see page 3-5.
2. Press **CLK O/P** followed by **CLOCK AMPLTD**. Set the clock amplitude to 1V using the numeric and **ENTER** keys. Set **TRIGGER PAT CLK** to **CLK**.
3. Set the Synthesized Sweeper to the maximum module frequency and 0 dBm.
4. Connect the equipment as shown:



5. Set the Digitizing Oscilloscope for the following parameters:

CHAN : Atten X3; CH 1 on; CH 2,3,4; off CH 1 amplitude 20 mV/Div;
Offset 20 mV.

TIMEBASE : Timebase 50 ps/Div; Delay 16 ns; Delay Ref left; Triggered.

TRIGGER : Trig level -500 mV; Slope +ve; Atten X1; HF sense off; HF Reject off.

DISPLAY : Display Mode Averaged; Number of Averages 8; Screen Single;
Graticule grid; Bandwidth 20 GHz.


Note



The above parameters may be obtained by using the Digitizing Oscilloscope *Autoscale* function and modifying as required.

Clock Output Waveforms

6. Adjust the Digitizing Oscilloscope amplitude, timebase and delay to obtain a display similar to the following. The display below shows a typical waveform for the HP 70841B.



Ch. 1	= 80.00 mVolts/div	Offset	= 6.375 mVolts
Timebase	= 50.0 ps/div	Delay	= 17.3080 ns
Ch. 1 Parameters		P-P Volts	= 440.00 mVolts
Rise Time	= 66.4 ps	Fall Time	= 72.4 ps
Freq.	= 3.01023 GHz	Period	= 332.2 ps
+ Width	= 161.4 ps	- Width	= 170.8 ps
Overshoot	= 571.4 m%	Preshoot	= 0.000 %
RMS Volts	= 174.62 mVolts	Dutycycle	= 48.58 %

Trigger on External at Pos. Edge at -480.5 mVolts

7. Use the Digitizing Oscilloscope *MEASUREMENT* function to check the following waveform parameters:

Measured Parameter	HP 70841B
Rise Time (10% to 90%)	< 120 ps
Fall Time (10% to 90%)	< 120 ps
Preshoot	< 15%
Overshoot	< 15%

Note



If poor rise and fall times are obtained, the Digitizing Oscilloscope may *NOT* be estimating the waveform 0-100% level correctly, use the following:

- i. Select *Delta V* then set *MARKER 1* to pulse minimum and *MARKER 2* to pulse maximum using the *SET MARKER 1* and *SET MARKER 2* keys (see step 6).
- ii. Set the marker preset levels to 10% and 90%.

- iii. Select *Delta t*, then adjust the *Start Marker* to cross V MARKER 1 at the rising edge of the waveform.
- iv. Adjust the *Stop Marker* to cross V MARKER 2 at the rising edge of the waveform.
- v. Note the *Delta t* reading. This gives the waveform rise time.
- vi. Select *Delta t*, then adjust the *Start Marker* to cross the V MARKER 2 at the falling edge of the waveform.
- vii. Adjust the *Stop Marker* to cross the V MARKER 1 at the falling edge of the waveform.
- viii. Note the *Delta t* reading. This gives the waveform fall time.

8. Repeat steps 6 and 7 with the Pattern Generator **CLOCK AMPLTD** set to 0.5V and 2 V.

Checking the Maximum Module Frequency Waveforms at the CLOCK OUT Port

9. Connect Channel 1 of the Four Channel Test Set to the CLOCK OUT port. Ensure that the CLOCK OUTPUT port is terminated in 50Ω.
10. Adjust the Digitizing Oscilloscope delay to position the *one* clock pulse at the center of the display.
11. Repeat steps 6 and 7 with the Pattern Generator **CLOCK AMPLTD** set to 2 V, 1 V and 0.5 V.
12. Return the Pattern Generator **CLOCK AMPLTD** to 1 V.

Checking the Minimum Module Frequency Waveforms at the CLOCK OUT Port

13. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
14. Adjust the Digitizing Oscilloscope amplitude, timebase and delay to obtain a display similar to that shown in step 6.
15. Use the Digitizing Oscilloscope *MEASUREMENT* function to check the following waveform parameters:

Measured Parameter	HP70841B
Rise Time (10% to 90%)	< 1.3 ns
Fall Time (10% to 90%)	< 1.3 ns
Preshoot	< 15%
Overshoot	< 15%

Note



If poor rise and fall times are obtained, the Digitizing Oscilloscope may *NOT* be estimating the waveform 0-100% level correctly. Use the following manual procedure to check the rise and fall times manually on the Digitizing Oscilloscope.

Clock Output Waveforms

- i. Select *Delta V* then set MARKER 1 to pulse minimum and MARKER 2 to pulse maximum using the *SET MARKER 1* and *SET MARKER 2* keys (see step 6).
 - ii. Set the marker preset levels to 10% and 90%.
 - iii. Select *Delta t*, then adjust the *Start Marker* to cross V MARKER 1 at the rising edge of the waveform.
 - iv. Adjust the *Stop Marker* to cross V MARKER 2 at the rising edge of the waveform.
 - v. Note the *Delta t* reading. This gives the waveform rise time.
 - vi. Select *Delta t*, then adjust the *Start Marker* to cross the V MARKER 2 at the falling edge of the waveform.
 - vii. Adjust the *Stop Marker* to cross the V MARKER 1 at the falling edge of the waveform.
 - viii. Note the *Delta t* reading. This gives the waveform fall time.
-

16. Repeat steps 14 and 15 with the Pattern Generator clock output level set to 0.5 V then 2 V.
17. Return the Pattern Generator **CLOCK AMPLTD** to 1 V.

Checking the Minimum Module Frequency Waveforms at the CLOCK OUT Port

18. Connect Channel 1 of the Four Channel Test Set to the Pattern Generator *CLOCK OUT* port. Ensure that the *CLOCK OUT* port is terminated in 50Ω.
19. Repeat step 16.

Checking Relative CLOCK/*CLOCK OUT* Phases

20. Connect Channel 2 of the Four Channel Test Set to the *CLOCK OUT* port.
21. Switch on Channel 2 of the Digitizing Oscilloscope and set Channel 2 parameters to match Channel 1 (using *Autoscale* may ease setup).
22. Check that the *CLOCK OUT* and *CLOCK OUT* waveforms are 180 degrees out of phase (antiphase).

Checking Relative CLOCK/DATA OUT Phases (Data Delay Test)

23. Set the Synthesized Sweeper for a 500 MHz sinewave at 0 dBm.
24. Switch off Channel 2 of the Digitizing Oscilloscope.
25. Press **dat o/p** followed by **DAT O/P DELAY**.
26. Set the Pattern Generator Data Out Delay to +1 ns using the numeric keys.

27. Adjust the Digitizing Oscilloscope timebase and delay to display two clock pulses - call these LEFT and RIGHT pulses.
28. Set the Digitizing Oscilloscope display to *Persist* with a persist time of 300 ms.
29. Select *Delta V*, *Delta t* on the Digitizing Oscilloscope, then position the voltage and timing markers (ie MARKER 1 and START) to the center of the rising edge of the RIGHT pulse.
30. Slowly reduce the Pattern Generator "Data Out Delay" to -1 ns using the rotary knob. The LEFT pulse should move from left to right across the display.
31. Ensure the center of the rising edge of the LEFT pulse is now aligned with the markers.

Data Output Waveforms

Specifications

Data and $\overline{\text{Data}}$ Outputs


Except where stated, all specifications are with the outputs terminated 50Ω to 0 V .

Format: NRZ.

Levels: Selectable amplitude and offset or nominal ECL, into 50Ω to 0 V or 50Ω to -2 V .

Amplitude: Range: 0.25 to 2 V p-p Nominal. Resolution: 10 mV nominal.

Offset: The output amplitude and offset (high level) can be set as shown below:



High Level Resolution: 10 mV nominal.

ECL: High level: -0.90 V . Low Level: -1.75 V nominal.

Delay: Data delay variation vs clock output transition:

Range: $\pm 1\text{ ns}$ nominal. Resolution: 1 ps nominal.

Transition Times: Specified for the transition highlighted in the following test pattern with 1 V p-p output amplitude and 0 V high level 25°C 0101010100000000111111100110011

Transition Times:

	HP 70841B at 3 GHz	HP 70841B at 300 MHz
10% to 90%	< 120 ps	<150 ps
20% to 80%	< 90 ps	-

Specified over full operating frequency range for the same pattern, 0.5 to 2V p-p output amplitude and 0 V high level.

Transition Times (typical):

	HP 70841B
10% to 90%	< 150 ps

Preshoot/Overshoot (300 MHz only): <15%

Preshoot/Overshoot (over full frequency range): < 15% typical.

Impedance: 50Ω nominal.

Interface: dc coupled.

Connectors: N-type female.

Data Polarity: Selectable normal or inverted data.

Description

A Digitizing Oscilloscope is used to measure selected parameters of the waveforms at the Pattern Generator *DATA OUT* and *DATA OUT* ports. Two spot frequencies are checked with patterns selected to optimize measurement accuracy.

Equipment

Synthesized Sweeper : HP 83620A
 Digitizing Oscilloscope : HP 54121T
 Four Channel Test Set : HP 54121A
 RF Accessory Kit : HP 15680A
 Display : HP 70004A


Procedure

Checking the Maximum Module Frequency Waveforms at the DATA OUT Port

1. Initialize the Pattern Generator, see page 3-5.
2. Press **dat o/p** followed by **DATA AMPLTD**. Set the data amplitude to 1 V using the numeric keys.
3. Press **DATA HI-LEVEL**. Set the data Hi level (pulse top) to 0 V using the numeric keys.
4. Press **edit usr-pat** followed by **INTERNAL PATT 1**. Set the pattern to 0101 0101 0000 0000 1111 1111 0011 0011 (see *Appendix B in the Installation and Verification manual*).
5. Press **select pattern** followed by **user pattern**. Press **user pattern** then select **INTERNAL PATT 1**.
6. Set the Synthesized Sweeper to the maximum module frequency and 0 dBm.

Data Output Waveforms

7. Connect the equipment as shown:



8. Set the Digitizing Oscilloscope for the following parameters:


- CHAN : Atten X1; CH 1 on; CH 2,3,4 off; CH 1 amplitude 20 mV/Div;
Offset 20 mV.
- TIMEBASE : Timebase 100 ps/Div; Delay 16 ns; Delay Ref left; Triggered.
- TRIGGER : Trig level -500 mV; Slope +ve; Atten X1; HF Sense off; HF Reject off.
- DISPLAY : Display Mode Averaged; Number of Averages 8; Screen Single;
Graticule: Grid; Bandwidth 20 GHz.

Note



The above parameters may be obtained by using the Digitizing Oscilloscope *Autoscale* function and modifying as required.

9. Adjust the Digitizing Oscilloscope amplitude, timebase and delay to position the *one* bit highlighted in step 4 at the center of the display. The display below shows a typical waveform for the HP 70841B:



Ch. 1	= 200.0 mVolts/div	Offset	= -548.6 mVolts
Timebase	= 100 ps/div	Delay	= 18.9280 ns
Ch. 1 Parameters		P-P Volts	= 975.00 mVolts
Rise Time	= 93.6 ps	Fall Time	= 100.2 ps
Freq.	= 1.48854 GHz	Period	= 671.8 ps
+ Width	= 345.8 ps	- Width	= 326.0 ps
Overshoot	= 1.960 %	Preshoot	= 0.000 %
RMS Volts	= 667.92 mVolts	Dutycycle	= 51.47 %

Trigger on External at Pos. Edge at -473.5 mVolts

10. Use the Digitizing Oscilloscope *MEASUREMENT* function to check the following waveform parameters:

Measured Parameter	HP 70841B
Rise Time (10% to 90%)	< 120 ps
Rise Time (20% to 80%)	< 90 ps
Fall Time (10% to 90%)	< 120 ps
Fall Time (20% to 80%)	< 90 ps
Preshoot	< 15%
Overshoot	< 15%

Note



If poor rise and fall times are obtained, the Digitizing Oscilloscope may *NOT* be estimating the waveform 0-100% level correctly. Use the following manual procedure to check the rise and fall times manually on the Digitizing Oscilloscope.

Data Output Waveforms

- i. Select *Delta V* then set MARKER 1 to pulse minimum and MARKER 2 to pulse maximum using the *SET MARKER 1* and *SET MARKER 2* keys.
- ii. Set the marker preset levels to 10% and 90%.
- iii. Select *Delta t*, then adjust the *Start Marker* to cross V MARKER 1 at the rising edge of the waveform.
- iv. Adjust the *Stop Marker* to cross V MARKER 2 at the rising edge of the waveform.
- v. Note the *Delta t* reading. This gives the waveform rise time.
- vi. Select *Delta t*, then adjust the *Start Marker* to cross the V MARKER 2 at the falling edge of the waveform.
- vii. Adjust the *Stop Marker* to cross the V MARKER 1 at the falling edge of the waveform.
- viii. Note the *Delta t* reading. This gives the waveform fall time.

This manual procedure should also be used when measuring the 20-80% rise and fall times, (in step in ii set the preset level to 20-80%).

Checking Maximum Module Frequency Waveforms at the DATA OUT Port

11. Connect Channel 1 of the Four Channel Test Set to the DATA OUT port. Ensure that the DATA OUT port is terminated in 50 Ω .
12. Press **dat o/p** on the Pattern Generator then set **POLARITY NORMINV** to **INV** (inverted output). Check that the waveform is similar to that shown in step 9. Repeat step 10 then set **POLARITY NORMINV** to **NORM**.
13. Press **edit usr-pat** followed by **INTERNAL PATT 1** then set the pattern to 1010 10 10 1111 1111 0000 0000 1100 1100.
14. Adjust the Digitizing Oscilloscope delay to position the zero highlighted in step 13 at the center of the display.
15. Repeat step 10.

Checking 300 MHz Waveforms at the DATA OUT Port

16. Set the Synthesized Sweeper for a 300 MHz sinewave at 0 dBm.
17. Press **edit usr-pat** followed by **INTERNAL PATT 1**. Set the pattern to 1010.
18. Adjust the Digitizing Oscilloscope amplitude, offset, timebase and delay to obtain a display similar to that shown in step 9.

- Use the Digitizing Oscilloscope *MEASUREMENT* function to check the following data waveform parameters:

Measured Parameter	HP 70841B
Rise Time (10% to 90%)	<150 ps
Fall Time (10% to 90%)	<150 ps
Preshoot	<15%
Overshoot	<15%

- Press **dat o/p** followed by **DATA AMPLTD**. Set the amplitude to 0.5 V using the numeric keys. Repeat steps 18 and 19 with the data amplitude at 0.5 V and 2 V.
- Return the Pattern Generator Data amplitude to 1 V.

Checking 300 MHz Waveforms at the DATA OUT Port

- Connect Channel 1 of the Four Channel Test Set to the *DATA OUT* port. Ensure that the *DATA OUT* port is terminated in 50Ω.
- Repeat steps 18 to 21.

Checking Relative DATA and \overline{DATA} Phases

- Connect Channel 2 of the Four Channel Test Set to the Pattern Generator *DATA OUT* port.
- Switch on Channel 2 of the Digitizing Oscilloscope, then set the Channel 2 parameters to match Channel 1 parameters (using *Autoscale* may ease setup).
- Check that the *DATA OUT* and $\overline{DATA OUT}$ waveforms are 180 degrees out of phase (anti-phase).

Trigger Output Waveform and Data Output Intrinsic Jitter

Specifications

Jitter

Specified for $2^{23}-1$ PRBS, 2 V p-p output amplitude, 0 V high level and measured relative to clock/32 trigger pulse:

HP 70841B at 2.5 GHz: 10 ps rms

Trigger Output

Provides a trigger pulse synchronous with the pattern or clock. There are two modes of operation: pattern mode and clock/32 mode.

Pattern Mode: For all patterns except alternate word, the output is a 16-clock period trigger pulse synchronized to repetitions of the pattern. The rising edge of the trigger pulse is active.

PRBS Test Patterns (2^n-1): Pulse synchronized to a selectable trigger pattern n-bits long in the PRBS.

Word Test Patterns: The trigger pulse can be synchronized to any bit in the pattern.

Alternate Word Test Pattern: Trigger output changes as the word alternates under control of the auxiliary input.

Repetition Rate: PRBS $2^{31}-1$, $2^{23}-1$, $2^{15}-1$: one pulse every 16 repetitions. For all other patterns, rate is a function of the pattern length. The pulse occurs at the lowest common multiple of 128 and the length. For example, for a pattern length of 32767, the trigger pulse occurs every 128 patterns repetitions and for a pattern length of 32768, the trigger pulse occurs every pattern repetition.

Clock/32 Mode: The trigger pulse output is the input clock divided by 32.

Pulse Amplitude: Output terminated 50Ω to 0 V. High: 0 V nominal. Low: -0.75 V nominal.

Impedance: 50Ω nominal.

Interface: dc coupled.

Connector: N-type female.

Description

A Digitizing Oscilloscope is used to measure the *intrinsic jitter* on the waveforms at the Pattern Generator *DATA OUT* and *DATA OUT* ports with respect to the reference *TRIGGER OUT* signal. The test is performed at the single specified pattern, clock frequency and Data amplitude. The *TRIGGER OUTPUT* signal is first checked for correct waveform parameters using the Digitizing Oscilloscope.


Equipment

Synthesized Sweeper : HP 83620A
 Digitizing Oscilloscope : HP 54121T
 Four Channel Test Set : HP 54121A
 RF Accessory Kit : HP 15680A
 Display : HP 70004A

Procedure

Checking Waveform at the Trigger Out Port

1. Initialize the Pattern Generator module, see page 3-5.
2. Press `edit usr-pat` followed by `INTERNAL PATT 1`. Set the pattern to 1000 0000 0000 0000 0000 0000 0000 0000.
3. Press `select pattern` followed by `user pattern`. Press `user pattern` again then select `INTERNAL PATT 1` to transmit the pattern.
4. Press `trg o/p` then set `TRIGGER PAT CLK` to `CLK`. This enables the Pattern Generator to output a trigger pulse every 32 clock pulses.
5. Set the Synthesized Sweeper to the maximum module frequency and 0 dBm.
6. Connect the equipment as shown:



7. Set the Digitizing Oscilloscope for the following parameters:

CHAN : Atten X1; CH 1,2 on; CH 3,4 off; CH 1 Amplitude 400 mV/Div; Offset -500 mV; CH 2 Amplitude 200 mV/div; Offset -500 mV.
 TIMEBASE : Timebase 1 ns/Div; Delay 16 ns; Delay Ref left; Triggered.
 TRIGGER : Trig level -200 mV; Slope +ve; Atten X1; HF Sense off; HF Reject off.
 DISPLAY : Display Mode Averaged; Number of Averages 8; Screen Dual; Bandwidth 20 GHz.


Trigger Output Waveform and Data Output Intrinsic Jitter

Note



The above parameters may be obtained by using the Digitizing Oscilloscope *Autoscale* function and modifying as required.

- Adjust the Digitizing Oscilloscope delay and timebase to display one *trigger pulse*. The display below shows a typical waveform for the HP 70841B:



Ch. 1	= 300.0 mVolts/div	Offset	= -472.1 mVolts
Ch. 2	= 20.00 mVolts/div	Offset	= 125.0 uVolts
Timebase	= 1.00 ns/div	Delay	= 77.1000 ns
Ch. 1 Parameters		P-P Volts	= 956.25 mVolts
Rise Time	= 163.4 ps	Fall Time	= 175.8 ps
+ Width	= 5.3360 ns	Overshoot	= 5.405 %
Preshoot	= 4.864 %		

Trigger on External at Pos. Edge at -283.0 mVolts

- Check that the trigger spans 16 clock pulses. Using the Digitizing Oscilloscope delay check that the full trigger period is 32 clock pulses.
- Adjust the Digitizing Oscilloscope timebase and delay to center one *trigger pulse* across the display.
- Measure the amplitude and width of the displayed pulse. Typically the amplitude of the pulse will be -0.75 V (that is, *Hi* level is 0 V, *Low* level is -0.75 V) and the width will be 5.3 ns.

Checking Intrinsic Jitter at the DATA OUT Port

12. Connect the Pattern Generator *DATA OUT* port to Channel 1 of the Four Channel Test Set.
13. Connect the Pattern Generator *TRIGGER OUT* to the trigger Channel of the Four Channel Test Set.
14. Initialize the Pattern Generator module, see page 3-5.
15. Press **dat o/p** followed by **DATA AMPLTD**. Set the data output amplitude to 2 V using the numeric keys.
16. Press **DATA HI-LEVEL**. Set the data Hi level to 0 V using the numeric keys.
17. Press **trg o/p** and set **TRIGGER PAT CLK** to **CLK**.
18. Set the Synthesized Sweeper frequency to 2.5 GHz.
19. Set the Digitizing Oscilloscope as follows:
 - i. Select the following parameters:

CHAN : Atten X1; CH 1 on; CH 2, 3, 4 off; CH 1 Amplitude 400 mV/Div;
Offset -1 V.

TIMEBASE : Timebase 50 ps/Div; Delay 16 ns; Delay Ref left; Triggered.

TRIGGER : Trig level -500 mV; Slope +ve; Atten X1; HF Sense off; HF Reject off.

DISPLAY : Display Mode Persist; Persist time 300 ms; Screen single; Bandwidth 20 GHz.


Note



The above parameters may be obtained by using the Digitizing Oscilloscope *Autoscale* function and modifying as required.

Trigger Output Waveform and Data Output Intrinsic Jitter

- ii. Adjust the timebase and delay to obtain a waveform similar to the following. The display below shows a typical waveform for the HP 70841B:



Ch. 1	=	200.0 mVolts/div	Offset	=	-512.6 mVolts
Timebase	=	50.0 ps/div	Delay	=	16.4310 ns
Delta Window	=	0.0000 Volts	Window 2	=	-512.50 mVolts
Window 1	=	-512.50 mVolts	Lower	=	18.29 %
Delta %	=	67.07 %	Stop	=	16.6709 ns
Upper	=	85.36 %	Sigma	=	9.0 ps
Delta T	=	18.1 ps			
Start	=	16.6890 ns			
# Samples	=	1000			
Mean	=	16.6800 ns			

Trigger on External at Pos. Edge at -466.0 mVolts

- iii. Select *HISTOGRAM* followed by *Window*.
- iv. Adjust *WINDOW MARKER 1* and *WINDOW MARKER 2* to the center of the eye crossover.
- v. Select *Acquire* then enter 1000 (the number of samples).
- vi. Press *Start Acquiring*. The measurement ends when *100%* appears at the top left of the display.
- vii. Select *Results* followed by *Sigma* to obtain the measured intrinsic jitter. This must be < 10 ps RMS.

Checking Intrinsic Jitter at the DATA OUT Port

20. Repeat step 18 with Channel 1 of the Four Channel Test Set connected to the DATA OUT port. Ensure the *DATA OUTPUT* port is terminated in 50Ω.

PRBS $2^n - 1$ Pattern Length

Specifications

PRBS Test Patterns:

$2^{31} - 1$, polynomial $D^{31} + D^{28} + 1 = 0$, inverted.

$2^{23} - 1$, polynomial $D^{23} + D^{18} + 1 = 0$, inverted (as in CCITT Rec O.151).

$2^{15} - 1$, polynomial $D^{15} + D^{14} + 1 = 0$, inverted (as in CCITT Rec O.151).

$2^{10} - 1$, polynomial $D^{10} + D^7 + 1 = 0$, inverted.

$2^7 - 1$, polynomial $D^7 + D^6 + 1 = 0$, inverted.

Description

A Frequency Counter is used to verify the PRBS pattern length and the number of *ones* in each of the four preset PRBS patterns.

The clock to trigger 0/1 transition ratio measured on the Frequency Counter verifies the pattern length of each PRBS. The data to trigger 0/1 transition ratio verifies the number of *ones* in each PRBS. Because the results are ratios, they are independent of clock frequency and Frequency Counter timebase accuracy.

These two tests confirm the major specified parameters in each PRBS pattern.

Equipment

Synthesized Sweeper : HP 83620A
 Frequency Counter : HP 5328B Option 031 (1300 MHz)
 Microwave Counter : HP 5343A
 RF Accessory Kit : HP 15680A
 Display : HP 70004A

Procedure


Verifying the Number of Ones in a PRBS

1. Initialize the Pattern Generator module, see page 3-5.
2. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
3. Set the Frequency Counter as follows:

Ratio : B/A
 CH A : Slope +, Atten 1, Termination 50 Ω
 CH B : Slope +, Atten 1, Termination 50 Ω
 Scale (N) : 10

PRBS 2^n-1 Pattern Length

- Connect the equipment as shown:



- Press **select pattern** then set the Pattern Generator to the PRBS patterns listed in the following table. Check that the Frequency Counter readings match those listed in the table. The Frequency Counter scale factor (N) must be set to obtain the required resolution. It may be necessary to adjust the Frequency Counter sensitivity to obtain stable readings.

PRBS Pattern	Counter Reading
2^7-1	4096.0 ±0.1
$2^{10}-1$	4096.0 ±0.1
$2^{15}-1$	131072.0 ±0.1
$2^{23}-1$	33554432.0 ±0.1

Note



A trigger output pulse occurs every 128 patterns on PRBS 2^7-1 and every 16 patterns on PRBS $2^{10}-1$, $2^{15}-1$, $2^{23}-1$ and $2^{31}-1$.

Verifying PRBS Pattern Length

- Connect a cable from the Pattern Generator *CLOCK OUTPUT* to Channel C of the Frequency Counter (*90 MHz-1.3 GHz* port).
- Set the Frequency Counter to *Ratio C/A*.
- Set the Pattern Generator to the PRBS patterns listed in the following table, check that the Frequency Counter readings match those listed in the table. The Frequency Counter scale factor (N) must be set to obtain the required resolution. It may be necessary to adjust the Frequency Counter sensitivity to obtain stable readings. The Frequency Counter will take several seconds to make a measurement on the longer patterns.

PRBS Pattern	Counter Reading
2^7-1	16256.0 ± 0.1
$2^{10}-1$	16368.0 ± 0.1
$2^{15}-1$	524272.0 ± 0.1
$2^{23}-1$	$(1)34217712.0 \pm 0.1$

Note

A trigger output pulse occurs every 128 patterns on PRBS 2^7-1 and every 16 patterns on PRBS $2^{10}-1$, $2^{15}-1$, $2^{23}-1$ and $2^{31}-1$.

9. Repeat step 8 with the Synthesized Sweeper set to 1 GHz at 0 dBm.
10. Replace the Frequency Counter with the Microwave Counter.
11. Connected the Pattern Generator *TRIGGER OUTPUT* port to the 10 Hz-500 MHz input on the Microwave Counter (call this Channel A). Channel A must also have its 1 M Ω termination selected.
12. Connect the Pattern Generator *CLOCK OUTPUT* to the 500 MHz-26.5 GHz input on the Microwave Counter (call this Channel B).
13. Press **select pattern** followed by 2^7-1 .
14. Set the Synthesized Sweeper to 3 GHz.
15. Measure and note the frequency on Channel A.
16. Measure and note the frequency on Channel B.
17. Calculate the ratio B/A. Ensure it is 16256.0 ± 0.1 .
18. Press **select pattern** followed by $2^{10}-1$.
19. Measure and note the frequency of the signal on Channel A.
20. Measure and note the frequency of the signal on Channel B.
21. Calculate the ratio B/A. Ensure it is 16368.0 ± 0.5 .

PRBS 2ⁿ Variable Mark Density

Specifications

Variable Mark Density Test Patterns:

2¹³, polynomial $D^{13}+D^{12}+1=0$

2¹¹, polynomial $D^{11}+D^9+1=0$

2¹⁰, polynomial $D^{10}+D^7+1=0$

2⁷, polynomial $D^7+D^6+1=0$

In the above patterns an extra zero is added to extend the longest run of zeros by one.

The ratio of ones to total bits in the above patterns can be set to 1/8, 1/4, 1/2, 3/4 and 7/8.

Description

A Frequency Counter is used to verify the pattern length and the number of *ones* in each of the four preset PRBS patterns with a variable Mark Density of 1/8, 1/4, 1/2, 3/4, 7/8.

The clock to trigger 0/1 transition ratio measured on the Frequency Counter verifies the pattern length of each PRBS. The data to trigger 0/1 transition ratio verifies the number of *ones* in each PRBS. Because the results are ratios, they are independent of clock frequency and Frequency Counter timebase accuracy.

Equipment

Synthesized Sweeper : HP 83620A
Frequency Counter : HP 5328B Option 031 (1300 MHz)
Microwave Counter : HP 5343A
RF Accessory Kit : HP 15680A
Display : HP 70004A


Procedure

Verifying the Number of Ones in the PRBS

1. Initialize the Pattern Generator module, see page 3-5.
2. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
3. Set the Frequency Counter as follows:

Ratio : B/A
CH A : Slope +, Atten 1, Termination 50Ω
CH B : Slope +, Atten 1, Termination 50Ω
Scale (N) : 10

4. Connect the equipment as shown on the following page:



5. Press **select pattern** then use **more 1 of 3** to display **more 3 of 3**. Set the Pattern Generator PRBS pattern and mark density ratio as listed in the following table, and check that the Frequency Counter readings match those listed. The Frequency Counter scale factor (N) must be set to obtain the required resolution. It may be necessary to adjust the Frequency Counter sensitivity to obtain stable readings.

PRBS Pattern	Mark Density Ratio	Counter Reading
2 ⁷ MARKDEN	1/8	16.0 ±0.1
2 ⁷ MARKDEN	1/4	32.0 ±0.1
2 ⁷ MARKDEN	1/2	32.0 ±0.1
2 ⁷ MARKDEN	3/4	16.0 ±0.1
2 ⁷ MARKDEN	7/8	8.0 ±0.1
2 ¹⁰ MARKDEN	1/8	112.0 ±0.1
2 ¹⁰ MARKDEN	1/4	192.0 ±0.1
2 ¹⁰ MARKDEN	1/2	256.0 ±0.1
2 ¹⁰ MARKDEN	3/4	192.0 ±0.1
2 ¹⁰ MARKDEN	7/8	112.0 ±0.1
2 ¹¹ MARKDEN	1/8	224.0 ±0.1
2 ¹¹ MARKDEN	1/4	384.0 ±0.1
2 ¹¹ MARKDEN	1/2	512.0 ±0.1
2 ¹¹ MARKDEN	3/4	384.0 ±0.1
2 ¹¹ MARKDEN	7/8	224.0 ±0.1
2 ¹³ MARKDEN	1/8	896.0 ±0.1
2 ¹³ MARKDEN	1/4	1536.0 ±0.1
2 ¹³ MARKDEN	1/2	2048.0 ±0.1
2 ¹³ MARKDEN	3/4	1536.0 ±0.1
2 ¹³ MARKDEN	7/8	896.0 ±0.1

Note



There is a trigger output pulse at the end of every pattern on all the above PRBS rates.

Verifying the Pattern Length

6. Connect the Pattern Generator *CLOCK OUTPUT* port to Channel C of the Frequency Counter (90 MHz-1.3 GHz port).
7. Set the Frequency Counter to *Ratio C/A*.
8. Set the Pattern Generator to the PRBS patterns listed in the following table, and check that the Frequency Counter readings match those listed. The Frequency Counter scale factor (N) must be set to obtain the required resolution. It may be necessary to adjust the Frequency Counter sensitivity to obtain stable readings.

PRBS Pattern	Counter Reading
2 ⁷ MARKDEN	128.0 ±0.1
2 ¹⁰ MARKDEN	1024.0 ±0.1
2 ¹¹ MARKDEN	2048.0 ±0.1
2 ¹³ MARKDEN	8192.0 ±0.1

Note

There is a trigger output pulse at the end of every pattern on all the above PRBS rates.



9. Repeat step 8 with the Synthesized Sweeper set to 1 GHz at 0 dBm.
10. Replace the Frequency Counter with the Microwave Counter.
11. Connect the Pattern Generator *TRIGGER OUTPUT* to the 10 Hz-500 MHz input on the Microwave Counter (call this Channel A). Channel A must also have its 1 MΩ termination selected.
12. Connect the Pattern Generator *CLOCK OUTPUT* to the 500 MHz-26.5 GHz input on the Microwave Counter (call this Channel B).
13. Set the Synthesized Sweeper to 3 GHz.
14. Set the Pattern Generator PRBS pattern to 2⁷ MARKDEN.
15. Measure and note the frequency on Channel A.
16. Measure and note the frequency on Channel B.
17. Calculate the ratio B/A. Ensure it is 128.0 ±0.1.

18. Set the Pattern Generator to the PRBS patterns listed in the following table, repeat steps 15 to 17 at each PRBS. The expected ratio B/A at each PRBS is listed in the following table.

PRBS Pattern	B/A Ratio
2 ¹⁰ MARKDEN	1024.00 ±0.1
2 ¹¹ MARKDEN	2048.00 ±0.1
2 ¹³ MARKDEN	8192.00 ±0.1

PRBS 2ⁿ Zero Substitution

Specifications

Zero Substitution Test Patterns:

2¹³, polynomial D¹³+D¹²+1=0

2¹¹, polynomial D¹¹+D⁹+1=0

2¹⁰, polynomial D¹⁰+D⁷+1=0

2⁷, polynomial D⁷+D⁶+1=0

In the above patterns an extra zero is added to extend the longest run of zeros by one.


Zeros can be substituted for data to extend the longest run of zeros in the above patterns.

The longest run can be extended to the pattern length, minus one. The bit after the substituted zeros is set to 1.

Description

A Frequency Counter is used to verify the number of ones in each of the four preset PRBS patterns across the full zero substitution range.

The Data to Trigger 0/1 transition ratio verifies the number of *ones* in each PRBS. This will decrease as the longest run of *zeros* in the pattern is increased. An example of *zero substitution* is shown below for 2⁷ PRBS. In the following example the longest run of zeros is set to 40.



Equipment

Synthesized Sweeper : HP 83620A
 Frequency Counter : HP 5328B Option 031 (1300 MHz)
 RF Accessory Kit : HP 15680A
 Display : HP 70004A


Procedure

Verifying the Number of Ones in a PRBS

1. Initialize the Pattern Generator, see page 3-5.
2. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
3. Set the Frequency Counter as follows:

Ratio : B/A
 CH A : Slope +, Atten 1, Termination 50 Ω
 CH B : Slope +, Atten 1, Termination 50 Ω
 Scale (N) : 10

4. Connect the equipment as shown:



5. Press **select pattern** followed by **more 1 of 3** to display **more 2 of 3** and **LONGEST RUNZERO**. Set the PRBS pattern and the longest run of zeros to those listed in the following table. Check that the Frequency Counter readings match those shown. The Frequency Counter scale factor (N) must be set to obtain the required resolution. It may be necessary to adjust the Frequency Counter sensitivity to obtain stable readings.

PRBS 2ⁿ Zero Substitution

PRBS Pattern	Longest Run of Zeros	Counter Reading
2 ⁷ ZEROSUB	7 to 11	32.0 ±0.1
2 ⁷ ZEROSUB	24 to 29	28.0 ±0.1
2 ⁷ ZEROSUB	40 to 43	24.0 ±0.1
2 ⁷ ZEROSUB	55 to 59	20.0 ±0.1
2 ⁷ ZEROSUB	72 to 74	16.0 ±0.1
2 ⁷ ZEROSUB	83 to 87	12.0 ±0.1
2 ⁷ ZEROSUB	99 to 100	8.0 ±0.1
2 ⁷ ZEROSUB	114 to 115	4.0 ±0.1
2 ⁷ ZEROSUB	120 to 127	1.0 ±0.1
2 ¹⁰ ZEROSUB	10 to 15	256.0 ±0.1
2 ¹⁰ ZEROSUB	161 to 162	220.0 ±0.1
2 ¹⁰ ZEROSUB	320 to 322	180.0 ±0.1
2 ¹⁰ ZEROSUB	471 to 473	140.0 ±0.1
2 ¹⁰ ZEROSUB	637 to 640	100.0 ±0.1
2 ¹⁰ ZEROSUB	783 to 789	60.0 ±0.1
2 ¹⁰ ZEROSUB	925 to 927	20.0 ±0.1
2 ¹⁰ ZEROSUB	1022 to 1023	1.0 ±0.1
2 ¹¹ ZEROSUB	11 to 18	512.0 ±0.1
2 ¹¹ ZEROSUB	237 to 239	450.0 ±0.1
2 ¹¹ ZEROSUB	636 to 643	350.0 ±0.1
2 ¹¹ ZEROSUB	1065 to 1073	250.0 ±0.1
2 ¹¹ ZEROSUB	1463 to 1466	150.0 ±0.1
2 ¹¹ ZEROSUB	1854 to 1855	50.0 ±0.1
2 ¹¹ ZEROSUB	2038 to 2039	5.0 ±0.1
2 ¹¹ ZEROSUB	2046 to 2047	1.0 ±0.1
2 ¹³ ZEROSUB	13 to 20	2048.0 ±0.1
2 ¹³ ZEROSUB	1833 to 1836	1600.0 ±0.1
2 ¹³ ZEROSUB	3365 to 3368	1200.0 ±0.1
2 ¹³ ZEROSUB	4946 to 4949	800.0 ±0.1
2 ¹³ ZEROSUB	6616 to 6617	400.0 ±0.1
2 ¹³ ZEROSUB	7795 to 7796	100.0 ±0.1
2 ¹³ ZEROSUB	8148 to 8152	10.0 ±0.1
2 ¹³ ZEROSUB	8188 to 8191	1.0 ±0.1

Error Add

Specifications

Error Add

There are three modes of operation: Single errors on demand; External Errors (injected via the rear panel input) and Selectable Fixed error ratios of 1 error in 10^3 , 10^4 , 10^5 , 10^6 , 10^7 , 10^8 and 10^9 bits.

Description

A Frequency Counter is used to verify that errors are added into the transmitted data when the *single error add* and *fixed error rate* functions are used.

With the Pattern Generator transmitting an *all zeros* word, the Frequency Counter reading will increment by one each time the Pattern Generator **ERR-ADD SINGLE** key is pressed. With the Pattern Generator *Fixed Error Rates* selected, there is one errored data bit every 10^X bits (with X being selectable between 3 and 9). The Frequency Counter is used to verify this by measuring the data to trigger ratio on all zeros pattern .

Equipment

Synthesized Sweeper : HP 83620A
Frequency Counter : HP 5328B Option 031 (1300 MHz)
RF Accessory Kit : HP 15680A
Display : HP 70004A

Procedure


Single Error Add

1. Initialize the Pattern Generator module, see page 3-5.
2. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
3. Set the Frequency Counter as follows:

START : A
Scale (N) : 1

Error Add

4. Connect the equipment as shown:



5. Press **edit usr-pat** followed by **INTERNAL PATT 1**. Set the pattern to 0000 0000 0000 0000.
6. Press **select pattern** followed by **user pattern**. Press **user pattern** again then select **INTERNAL PATT 1**.
7. Press **trg o/p** then set **TRIGGER PAT CLK** to **CLK**.
8. Set the Frequency Counter to *START* mode with a scaling factor (N)=1.
9. Press the Frequency Counter **RESET** key.
10. Press **err-add** then **more 1 of 2** to display **more 2 of 2** followed by **error add** (right side of display). Press **ERR-ADD SINGLE** once. Check that the Frequency Counter reading increments to 1. It may be necessary to adjust the Frequency Counter sensitivity.
11. Check that the Frequency Counter reading increments by one each time the **ERR-ADD SINGLE** key is pressed.
12. Repeat steps 9 to 11 with the Synthesized Sweeper set to 1 GHz.

Fixed Error Rate

13. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
14. Press **ERR-ADD FIXED** then **fixed rate** on the right of the display followed by **1e-6**.
15. Set the Counter to *Ratio B/A* with scaling factor (N)=10³.
16. Check that the counter reading is 31250.00 ±0.1. It may be necessary to adjust the Frequency Counter sensitivity to obtain stable readings.

17. Set the **fixed rate** on the Pattern Generator to each of the values shown below, check that the Counter reading matches in each case:

Error-add Rate	Counter Reading
1e-3	31.25 ±0.1
1e-4	312.5 ±0.1
1e-5	3125 ±0.1
1e-7	312,500 ±0.1
1e-8	3,125,000 ±0.1
1e-9	31,250,000 ±0.1

18. Repeat step 17 with the Synthesized Sweeper set to 1 GHz.

User Selectable Patterns and Memory Backup

Specifications

Variable Length User Test Patterns (RAM stored)

Length: 1 to 8192 bits

Resolution: 1 to 255 bits in 1 bit steps
 256 to 8192 bits in 32 bit steps

Four internal RAM stores are provided for user patterns. Each store can hold one pattern up to 8192 bits.

Description

A Digitizing Oscilloscope is used to ensure that the Pattern Generator can produce four predefined *User Selectable Patterns* at the maximum module frequency. A Frequency Counter in the ratio mode verifies that the patterns selected have the correct ratio of *ones* to *Pattern Trigger* in accordance with the rules given in the specifications above. The patterns used provide maximum stress to the Pattern Generator circuitry. The ratios are checked with clock frequencies of 100 MHz and 1 GHz.

Memory backup is checked by powering down the system and verifying that the four *User Selectable Patterns* stored in RAM are unchanged when the system is powered up.

Equipment

Synthesized Sweeper : HP 83620A
Digitizing Oscilloscope : HP 54121T
RF Accessory Kit : HP 15680A
Display : HP 70004A

Procedure


Checking User Patterns on the Digitizing Oscilloscope

1. Initialize the Pattern Generator module, see page 3-5.

2. Press **edit usr-pat** then edit each pattern as follows

INTERNAL PATT 1 1001 0111 0010 110 (pattern length of 15 bits)
 INTERNAL PATT 2 1111 1111 1111 1110 1111 1111 1111 1111 0000 0000 0000 0001
 0000 0000 0000 0000 (pattern length of 64 bits)
 INTERNAL PATT 3 1010 (repeat for pattern length of 255 bits)
 INTERNAL PATT 4 1 (pattern length of 1 bit)

3. Set the Synthesized Sweeper to the maximum module frequency and 0 dBm.
 4. Connect the equipment as shown:




5. Set the Digitizing Oscilloscope for the following parameters:

CHAN : Atten X3; CH 1 on; CH 2 on; CH 3,4 off; CH 1,2 Amplitude 160 mV/Div; CH 1 Offset -236 mV; CH 2 Offset 0 mV.
 TIMEBASE : Timebase 1 ns/Div; Delay 1 ns; Delay Ref left; Triggered.
 TRIGGER : Trig level -500 mV; Slope +ve; Atten X1; HF Sense off; HF Reject off.
 DISPLAY : Display Mode Averaged; Number of Averages 8; Screen Dual; Graticule grid; Bandwidth 20 GHz.

6. Press **select pattern** followed by **user pattern**. Press **user pattern** again then select **INTERNAL PATT 1**.

User Selectable Patterns and Memory Backup

- Adjust the Digitizing Oscilloscope timebase and delay (as required) to obtain a display similar to the following. Ensure the data displayed on Channel 1 agrees with that set up as INTERNAL PATT 1 (NRZ format) by counting the number of *ones* and *zeros*.




Ch. 1	=	160.0 mVolts/div	Offset	=	-236.2 mVolts
Ch. 2	=	160.0 mVolts/div	Offset	=	1.250 mVolts
Timebase	=	500 ps/div	Delay	=	19.2300 ns

Trigger on External at Pos. Edge at -481.0 mVolts

- Press **User Pattern** followed by **INTERNAL PATT 2**.

9. Adjust the Digitizing Oscilloscope timebase and delay (as required) to obtain a display similar to the following. Ensure the data displayed on Channel 1 agrees with that set up as INTERNAL PATT 2 (NRZ format) by counting the number of *ones* and *zeros*.




Ch. 1	=	160.0 mVolts/div	Offset	=	-241.2 mVolts
Ch. 2	=	160.0 mVolts/div	Offset	=	7.000 mVolts
Timebase	=	2.00 ns/div	Delay	=	16.0000 ns

Trigger on External at Pos. Edge at -473.5 mVolts

10. Press **User Pattern** followed by **INTERNAL PATT 3**.

User Selectable Patterns and Memory Backup

- Adjust the Digitizing Oscilloscope timebase and delay (as required) to obtain a display similar to the following. Ensure the data displayed on Channel 1 agrees with that set up as INTERNAL PATT 3 (NRZ format) by counting the number of *ones* and *zeros*.




Ch. 1	=	160.0 mVolts/div	Offset	=	-241.2 mVolts
Ch. 2	=	160.0 mVolts/div	Offset	=	7.000 mVolts
Timebase	=	500 ps/div	Delay	=	16.2360 ns

Trigger on External at Pos. Edge at -473.5 mVolts

- Press **User Pattern** followed by **INTERNAL PATT 4**.
- The Digitizing Oscilloscope display should be a DC level of typically +1 V.

Checking User Patterns on the Frequency Counter

- Connect the equipment as shown:



- Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.

16. Set the Frequency Counter as follows:

Ratio : B/A
 CH A : Slope +, Atten 1, Termination 50Ω
 CH B : Slope +, Atten 1, Termination 50Ω
 Scale (N) : 10

17. Select **INTERNAL PATT 1** to **INTERNAL PATT 4** in turn and ensure that the counter readings match those shown. It may be necessary to adjust the counter sensitivity to obtain stable readings.

User Pattern	Counter Reading
INTERNAL PATT 1	160.0 ±0.1
INTERNAL PATT 2	3.0 ±0.1
INTERNAL PATT 3	4064.0 ±0.1
INTERNAL PATT 4	No Reading (DC)

18. Set the Synthesized Sweeper to 1 GHz at 0 dBm.

19. Connect a cable from the Pattern Generator *DATA OUTPUT* port to Channel C of the Frequency Counter (*90 MHz-1.3 GHz* port).

20. Set the Frequency Counter to Ratio C/A.

21. Set the Pattern Generator to **INTERNAL PATT 1** to **INTERNAL PATT 4** in turn and ensure that the counter readings match those shown in step 17.

Memory Backup

22. Switch off the Display using the *LINE* switch.

23. Wait a few seconds, then switch on the Display.

24. Set the Pattern Generator to **INTERNAL PATT 1** to **INTERNAL PATT 4** in turn and ensure that the counter readings match those shown in step 17.

Disc Drive Test

Specifications

Description

The pattern generator disc drive is checked to ensure that it can format a blank floppy disc. Then a check is made to ensure that patterns of various length can be saved from the current pattern to floppy disc and retrieved from floppy disc back into the current pattern.

Equipment


The following equipment will be required for these tests.

1. HP 70004 display
2. HP 70842B error detector
3. HP 15680A accessory kit.
4. HP 2225A printer
5. HP 10833A HP-IB cable
6. HP 70311 clock source

Procedure

Disc formatting test

1. Connect the equipment as shown below and initialise the pattern generator as explained in page 3-5.



2. Press the **misc** softkey and install a blank high density 3 1/2 floppy disc in the disc drive.
3. Press the **format disc** softkey at the bottom of the right hand menu followed by the **Format** key on the menu that follows. This key will now be highlighted with a flashing *yes* beneath it. A **Formatting disc-please wait** message will be visible at the bottom of the display and the led on the disc drive will be on.

Formatting a disc takes a few minutes after which time the disc drive led will be off and the display will show the main pattern generator menu as in step 1.

Pattern save test

1. Press **edit usr-pat** then select a pattern (CURRENT, INTERNAL or DISC).
2. Press the **more 1 of 3** softkey then select **load block** and **2^7 prbs**.
3. Press **NO MODIFY**
4. Press the **set pat length** softkey and key in the value 127. The display will be similar to that shown below.

RTE	HP 23:53:18 11.12.1992	MENU
select	HP 70B41B PATTERN GENERATOR (Editor) (0,1B)	load
pattern	Data Normal	block
	2^7PRBS from Patt 5 MODIFIED INSERT ACTIV	
edit	[0000000] 1111 1110 0000 0010 0000 1100 0010 1000	savedel
usr-pat	[0000032] 1111 0010 0010 1100 1110 1010 0111 1101	block
	[0000064] 0000 1110 0010 0100 1101 1010 1101 1110	
	[0000096] 1100 0110 1001 0111 0111 0011 0010 1001	set pat
dat a/p		length
err-add		
		set pat
trg a/p		label
clk a/p		
		ALTPATT
misc		ON OFF
		BIN HEX
		more
	Cursor: 126 Trig: 0 Length: 127	2 of 3

5. Press the **set pat label** softkey. Use the RPG control and right hand menu softkeys to give the new pattern a specific label. (For example "AAA "). Press **FINISH ENTRY** when you complete the pattern label.
6. Press the **PRINT** key on the front panel of the display. A printout of this pattern and its attributes will appear. This printout will be used in the **Retrieve pattern test** section for comparison with the retrieved patterns.
7. Select the **more 1 of 3** right menu then **save pattern**, followed by the **disc patt 5** softkey.
8. Press the **select pattern** followed by the **user pattern** softkey. Note that the display shows the label and the length of the new pattern which you have just saved.

Note



Steps 1 to 7 are to be repeated for user patterns **disc patt 6** to **disc patt 12** using different prbs sequences to load the current pattern. Different pattern lengths and labels should also be assigned to each pattern.

Disc Drive Test

Pattern Retrieve Test

1. Press the `select pattern` followed by the `user patterns` softkey.
2. Press the `DISC PATT 5` softkey. Disc pattern 5 will now be loaded into the current pattern file in the pattern generator.
3. Press `edit usr-pat` followed by the `Current pattern` softkey. Note that the label (upper lefthand side of the display), pattern length (bottom of the display) and pattern content are identical to that in the printout of the previous section.

Note

Repeat steps 1 to 4 above for disc patterns 6 to 12



Auxiliary Input Test

Specifications

Auxiliary Input

Provides a means of controlling the alternate pattern changeover or forcing the data output to zero.

Alternate Pattern Selected: The input signal forces a change between the two patterns at the end of either pattern. One of two modes can be chosen:

Oneshot: A rising edge on the input (minimum pulse width) inserts a single version of B into repetitions of A.

Alternate: The logic state of the input determines which pattern is output. (A logic 0 will output pattern A.)

Alternate Pattern Not Selected: The input signal forces the data output to TTL high.

Levels: TTL compatible, active low.

Pulse Width:

Clock	Minimum Pulse Width
≥ 500 MHz	100 ns
100 to 500 MHz	250 ns

Interface: dc coupled.

Description

With *PRBS Pattern* selected on the Pattern Generator, a Digitizing Oscilloscope is used to verify that a TTL low level (active) at the rear panel *AUXILIARY INPUT* port inhibits the PRBS pattern at the *DATA OUT* port (all bits to zero).

With Alternate Word selected, a Frequency Counter is used to verify that a TTL Low level at the rear panel *AUXILIARY INPUT* port selects PATTERN A and a TTL high selects PATTERN B. The TTL signal at the *AUXILIARY INPUT* port is a pulse set to the minimum width specified for the Clock Frequency in use and is supplied by the Pulse Generator. With *PATTERN A* set to *all ones* and *PATTERN B* set to *all zeros* the changeover frequency of the Data Out signal will be the same as the Auxiliary Input pulse rate. The Frequency Counter measures these two signals in the *RATIO* mode ensure results are independent of Pulse Generator frequency and Frequency Counter timebase.

Auxiliary Input Test

Equipment

Synthesized Sweeper : HP 83620A
Digitizing Oscilloscope : HP 54121T
RF Accessory Kit : HP 15680A
Display : HP 70004A
Frequency Counter : HP 5343A
Pulse Generator : HP 8116A
Power Splitter : HP 11667A


Procedure

Checking Pattern Inhibit

1. Initialize the Pattern Generator module, see page 3-5.
2. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
3. Set the Pulse Generator as follows:

Waveform : Pulse
Pulse Width : 250 ns
Frequency : 2 MHz
Amplitude : 5 V peak-to-peak
Offset : 0 V

4. Connect the equipment as shown in the following diagram:



5. Set the Digitizing Oscilloscope for the following parameters:


CHAN : Atten X1; CH 1 on; CH 2 on ;CH 3,4 off; CH 1 Amplitude 300 mV/Div; CH 1 Offset -500 mV; CH 2 Amplitude 1.6 V/div; CH 2 Offset 0V.
TIMEBASE : Timebase 100 ns/Div; Delay 16 ns; Delay Ref left; Triggered.
TRIGGER : Trig level 500 mV; Slope +ve; Atten X1; HF Sense off; HF Reject off.
DISPLAY : Display Mode Averaged; Number of Averages 8; Screen Dual; Graticule grid; Bandwidth 20 GHz.

Note



The above parameters may be obtained by using the Digitizing Oscilloscope *Autoscale* function and modifying as required.

- Adjust the Digitizing Oscilloscope timebase, delay and range to obtain a waveform similar to the following. The display shows a typical waveform for the HP 70841B.



Ch. 1	=	300.0 mVolts/div	Offset	=	-422.2 mVolts
Ch. 2	=	1.600 Volts/div	Offset	=	0.000 Volts
Timebase	=	100 ns/div	Delay	=	16.0000 ns
Delta V	=	3.4000 Volts	Vmarker2	=	1.7250 Volts
Vmarker1	=	-1.6750 Volts	Stop	=	534.509 ns
Delta T	=	501.919 ns			
Start	=	32.5908 ns			

Trigger on External at Pos. Edge at 99.00 mVolts

- Ensure that the PRBS pattern is present at the *DATA OUT* port for the same length of time that the pulse signal is high and is inhibited for the same length of time that the pulse signal is low (active).

Note



Due to delays within the Pattern Generator the *AUX IN* and *Data Output* signals will not be coincident.

Auxiliary Input Test

8. Repeat steps 6 to 7 with the Pulse Generator frequency and pulse width and the Synthesized Sweeper frequency set to the values shown:

Pulse Generator		Synthesized Sweeper
<i>Frequency</i>	<i>Pulse Width</i>	<i>Frequency</i>
2 MHz	250 ns	499 MHz
5 MHz	100 ns	500 MHz
5 MHz	100 ns	1 GHz
5 MHz	100 ns	3 GHz

Checking Alternate Word Select


9. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
 10. Set the Pulse Generator as follows:

Waveform : Pulse
 Pulse Width : 250 ns
 Frequency : 2 MHz
 Amplitude : 5 V peak-to-peak
 Offset : 0 V

11. Set the Frequency Counter as follows:

Ratio : B/A
 CH A : Slope +, Atten 1, Termination 50Ω
 CH B : Slope +, Atten 1, Termination 50Ω
 Scale (N) : 10

12. Connect the equipment as follows:



Note : All unused Pattern Generator ports must be terminated in 50Ω.

The HP 15680A RF Accessory Kit contains the 50Ω terminations.

13. Press **select pattern** followed by **more 1 of 3** to display **more 2 of 3**. Press **alt word** twice then set WORD 0 to 11111111 11111111 and WORD 1 to 00000000 00000000.
14. Adjust the Frequency Counter CH A and B sensitivity controls for a stable reading of 1.0 ±0.1.

15. Repeat steps 14 with the Pulse Generator frequency and pulse width and the Synthesized Sweeper frequency set to the values shown:

Pulse Generator		Synthesized Sweeper
<i>Frequency</i>	<i>Pulse Width</i>	<i>Frequency</i>
2 MHz	250 ns	499 MHz
5 MHz	100 ns	500 MHz
5 MHz	100 ns	1 GHz
5 MHz	100 ns	3 GHz

Error Detector Performance Tests

These tests (on pages 3-55 to 3-94) ensure that the HP 70842B 0.1 - 3 GHz Error Detector modules meet specification. The Error Detector performance checks require the system to be configured either *master/master* or *master/slave* prior to performance testing, see the *Preliminary Procedures* on the following pages.

Test Frequencies

The terms *minimum* and *maximum* are used to define test frequencies in the performance tests. These frequencies are defined in the following table:

Module	Minimum Frequency	Maximum Frequency
HP 70842B	100 MHz	3 GHz

Error Detector Module Preliminary Setup (Master/Slave)

1. Interconnect the *HP-MSIB IN* and *OUT* ports on the HP 70004A Display and the HP 70001A Mainframe, see page 2-13.
2. Note the Error Detector module *HP-MSIB address* (row and column), it must be returned to this setting after its performance has been verified.
3. Set the Error Detector module *row address* to 0 and *column address* to 17, see page 2-7.
4. Set the Pattern Generator module *row address* to 1 and the *column address* to 18, see page 2-8.
5. Plug the Error Detector module (to be tested) into the Display and the Pattern Generator module into the Mainframe.
6. Power-on the Display and Mainframe (system selftest occurs at power-on, takes approximately 15 seconds complete).
7. Press **DISPLAY** followed by **NEXT INST** to establish a communication link between the Error Detector module and the Display.
8. Press **INST PRESET** to initialize the Error Detector and Pattern Generator modules (to their preset or default settings). A typical display is shown below:

R T	14:02:22 10.09.1990	USER
select	HP 70042A ERROR DETECTOR (Main Results) (0,17)	2^23-1
pattern	Clock Loss Data Loss Sync Loss	
	Error Count: ----	
select	Delta Error Count: 0	2^15-1
page	Error Ratio: ----	
	Delta Error Ratio: ----	
dat o/p	Clock Frequency: 0.0000 Hz	2^10-1
err-add	Power Loss Seconds: ----	
	Sync Loss Seconds: ----	
	Date - Time: 1990-09-10 14:02:41	
trg o/p	HP 70041A PATTERN GENERATOR (Status) (1,18)	2^7-1
clk o/p	Clock Loss Data Normal	
data	Pattern: PRBS 2^23-1	user
input	Trigger Pattern: 000000000000000000000000	pattern
	Trigger Mode: PATTERN	
	Data Amplitude: 500.0 mV	alt
gating	Data High Level: 0.000 V (0 V term)	words
	Data Output Delay: 0 s	
	Clock Amplitude: 500.0 mV	more
more	External Clock Freq: 0.0000 Hz	1 of 3
1 of 2		

Preliminary Setup (Master/Master)

1. Interconnect the *HP-MSIB IN* and *OUT* ports on the HP 70004A Display and the HP 70001A Mainframe, see page 2-13.
2. Note the Error Detector module *HP-MSIB address* (row and column), it must be returned to this setting after its performance has been verified.
3. Set the Error Detector module *row address* to 0 and *column address* to 17, see page 2-7.
4. Set the Pattern Generator module *row address* to 0 and the *column address* to 18, see page 2-8.
5. Plug the Error Detector module (to be tested) into the Display and the Pattern Generator module into the Mainframe.
6. Power-on the Display and Mainframe (system selftest occurs at power-on, takes approximately 15 seconds to complete).
7. Press **DISPLAY** followed by **NEXT INST** until the Error Detector parameters appear on the display.
8. Initialize the Error Detector module to its preset or default settings, by pressing **INST PRESET**. A typical Error Detector display is shown below:

```

RT  HP 13:49:37 18.09.1990 USER
select HP 70042A ERROR DETECTOR (Main Results) (0,17) 2^23-1
pattern  Clock Loss Data Loss Sync Loss
edit      Error Count: -----
usr-pat   Delta Error Count:      0 2^15-1
          Error Ratio: -----
select   Delta Error Ratio: -----
page     Clock Frequency:      0.0000 Hz 2^18-1
          Power Loss Seconds: -----
          Sync Loss Seconds: -----
          Date - Time: 1990-09-18 13:49:56
logging
data
input
gating
more
1 of 2
  
```

9. Press **DISPLAY** followed by **NEXT INST** to establish a communication link between the Pattern Generator module and the Display - the Pattern Generator parameters should appear on the display.

Preliminary Setup (Master/Master)

10. Initialize the Pattern Generator module to its preset or default settings, by pressing **INST PRESET**. A typical display is shown below:

RT	13:58:51 18.09.1998	USER
select	HP 70B41A PATTERN GENERATOR (Status) (0,1B)	2^23-1
pattern	Clock Loss Data Normal	
edit		
usr-pat	Pattern: PRBS 2^23-1	2^15-1
	Trigger Pattern: 000000000000000000000000	
dat o/p		
err-add	Trigger Mode: PATTERN	2^10-1
trg o/p	Data Amplitude: 500.0 mV	
clk o/p	Data High Level: 0.000 V (0 V term)	2^7-1
	Data Output Delay: 0 s	
misc		user
	Clock Amplitude: 500.0 mV	pattern
	External Clock Freq: 0.0000 Hz	ait
		words
		more
		1 of 3

Clock Input Levels

Specifications

Waveform: Compatible with the following:
Clock Sources: HP 70322A or HP 70311A.
Signal Generators: HP 8665A or HP 8644A.
Pattern Generator Modules: HP 70841A/B

Amplitude: ± 4 dBm.

Return Loss: Typically > 10 dB over the operating range.

Impedance: 50Ω nominal.

Interface: dc coupled.

Connector: N-type female.

Alternative clock Sources: Other clock sources offering a similar performance to those listed under *Waveform* can be used provided they meet the following:

Noise: SSB broadband noise floor, offsets > 10 MHz from the carrier in the range 10 MHz to 4 GHz:

Carrier Frequency	Noise floor
< 300 MHz	< -140 dBc/Hz
> 300 MHz	< -130 dBc/Hz

Maximum Power from 50Ω Source: 15 dBm.

Description

This test ensures that the Error Detector can synchronize to a worst-case test pattern with the *CLOCK IN* signal set to minimum and maximum specified amplitudes. The Clock Loss alarm functions on the Error Detector are also checked in this test.

The *CLOCK IN* signal for the Pattern Generator is provided by a Synthesized Sweeper via a Power Splitter and for the Error Detector via another Power Splitter with the Power Meter used to measure the signal level at the Error Detector *CLOCK IN* port. This level is first adjusted to the minimum clock input level specified - the Error Detector is then monitored to ensure correct alignment across the full frequency range with a specific *User Selectable Pattern* set up on both the Pattern Generator and Error Detector. The clock polarity is inverted as required to achieve this. The above test is repeated with the Synthesized Sweeper amplitude set to the maximum level specified for the Error detector *CLOCK IN* port. The Clock Loss alarms are verified by reducing the Synthesized Sweeper level until these alarms are displayed on the Error Detector. The level at which this occurs is noted.

Clock Input Levels


Equipment

Synthesized Sweeper : HP 83620A
RF Accessory Kit : HP 15680A
Pattern Generator : HP 70841A/B
Display : HP 70004A
Power Meter : HP 436A
Power Sensor : HP 8482A
Power Splitter : HP 11667A (2 required)
Attenuator : HP 8491A (option 010)

Procedure

Pattern Alignment

1. Initialize the Error Detector and Pattern Generator as a master/slave system, see page 3-56.
2. Connect the equipment as shown:



Note



Use only cables from the RF Accessory Kit to connect the Pattern Generator to the Error Detector. These cables are of equal length and type and have optimum characteristics for the following tests.

3. Set the Power Meter to read dBm (100% CAL factor).

Note



The Power Sensor should be calibrated using the Power Meter internal Power Reference. Refer to the Power Meter Operating Manual for details.

4. Set the Synthesized Sweeper to the minimum module frequency and adjust the level for -4 dBm as read on the Power Meter.
5. Press `more 1 of 2` followed by `edit usr-pat` then set `INTERNAL PATT 1` to 1111 1111 1111 1111 0000 0000 0000 0000 (pattern length 32 bits)
6. Press `more 2 of 2` on the left of the display then press `select pattern`. Press `user pattern` twice then select `INTERNAL PATT 1`.
7. Ensure that the Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* or *ERRORS* alarm indicators are not lit. Also check that the `Clock Loss`, `Data Loss`, `Sync Loss` or `Errors` alarm messages are not on the display.
8. Sweep the Synthesized Sweeper slowly between the minimum and maximum module frequency (maintain -4 dBm reading on the Power Meter) and monitor for Clock Loss, Data Loss, Sync Loss or Errors alarms. If a Sync Loss or Errors alarm occurs at any frequency, select `data input` then press `CLKEDGE NEG`. Check for pattern re-alignment, no alarm message on the display and no module alarm indicators.
9. Return the Synthesized Sweeper frequency to the minimum module frequency.

Checking Clock Loss Alarms

10. Reduce the Synthesized Sweeper level until the *CLK LOSS* alarm indicator on the Error Detector module is lit. The `Clk Loss` alarm message should appear on the display. Typically, Clock Loss alarms occur below -10 dBm. Confirm this level on the Power Meter.

Checking the Maximum Level at the Error Detector CLOCK IN Port

11. Insert the 10 dB Fixed Attenuator between the Power Splitter output and the Pattern Generator CLOCK IN port.
12. Increase the Synthesized Sweeper amplitude to obtain a reading of +4 dBm on the Power Meter.
13. Sweep the Synthesized Sweeper slowly between the minimum and maximum module frequency (maintain the +4dBm reading on the Power Meter) and monitor for Clock Loss, Data Loss, Sync Loss or Errors alarms. If a Sync Loss or Errors alarm occurs at any frequency, select `data input` then press `CLKEDGE NEG`. Check for pattern re-alignment, no alarm message on the display and no module alarm indicators.

PRBS 2^n-1 Pattern Synchronization, Error Detect and Audible Indicator

Specifications

PRBS Test Patterns

$2^{31}-1$, polynomial $D^{31}+D^{28}+1=0$, inverted.

$2^{23}-1$, polynomial $D^{23}+D^{18}+1=0$, inverted (as in CCITT Rec O.151).

$2^{15}-1$, polynomial $D^{15}+D^{14}+1=0$, inverted (as in CCITT RecO.151).

$2^{10}-1$, polynomial $D^{10}+D^7+1=0$, inverted.

2^7-1 , polynomial $D^7+D^6+1=0$, inverted.

Error Measurements

The error detector counts bit errors by comparing the incoming data bit-by-bit with the internally-generated reference pattern. All measurements run during the gating periods as described with the exception of Delta Error Count and Delta Error Ratio. These measurements run continuously to facilitate user adjustments for minimizing errors.

Error Count: The total number of errors during the gating period.

Delta Error Count: The number of errors in successive decisecond intervals.

Error Ratio: The ratio of counted errors to the number of bits in the selected gating period.

Delta Error Ratio: The ratio of counted errors to the number of bits in successive decisecond intervals.

Errored Intervals: Time intervals during which one or more errors occurred. These intervals are errored seconds, deciseconds, centiseconds or milliseconds.

Error Free Intervals: Time intervals of seconds, deciseconds, centiseconds or milliseconds, during which no errors occurred.

Description

This test ensures that the Error Detector can synchronize to 2^7-1 , $2^{10}-1$, $2^{15}-1$, $2^{23}-1$ and $2^{31}-1$ PRBS patterns and can also count *single* and *fixed rate* bit errors on each pattern.

A Pattern Generator is set to transmit each pattern - the Error Detector is monitored to ensure correct alignment on each pattern across the full frequency range. The active clock edge on the Error Detector is inverted as required to achieve this.

Single errors are then added to each transmitted pattern - the Error Detector is checked to ensure these errors are detected. Finally, the Pattern Generator is set to a fixed error rate - the Error Detector is checked for the correct error rate and result analysis on each pattern. Single and fixed error rates are verified at three discrete frequencies.

The audible indicator is verified by listening for a beep each time errors are added.


Equipment

Synthesized Sweeper : HP 83620A
 RF Accessory Kit : HP 15680A
 Pattern Generator : HP 70841A/B
 Display : HP 70004A

Procedure

Pattern Alignment

1. Initialize the Pattern Generator and Error Detector as a master/slave system, see page 3-56.
2. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
3. Connect the equipment as shown:



Note



Use only cables from the HP 15680A RF Accessory Kit to connect the Pattern Generator to the Error Detector. These cables are of equal length and type and have optimum characteristics for the following tests.

4. Ensure that the Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* or *ERRORS* alarm indicators are not lit. Also check that the *Clock Loss*, *Data Loss*, *Sync Loss* or *Errors* alarm messages are not on the display.
5. Sweep the Synthesized Sweeper slowly between the minimum and maximum module frequencies and ensure no alarm indicators or messages occur.
 If a sync loss or errors alarm occurs at any frequency, select *data input*, then press *CLKEDGE NEG*. Check for pattern re-alignment, no alarm message on the display and no module alarm indicators.
6. Repeat step 5 with *select pattern* set to *2³¹-1*, *2¹⁵-1*, *2¹⁰-1* and *2⁷-1* respectively.

PRBS 2ⁿ-1 Pattern Synchronization, Error Detect and Audible Indicator

7. Return the Synthesized Sweeper frequency to the minimum module frequency then select **CLKEDGE POS** on the display.

Single Error Add and Audible Error Indicator

8. Press **more 1 of 2** then **misc** on the left of the display.
9. Select **BEEP ON ERROR** to activate the audible error indicator.
10. Press **more 2 of 2** followed by **gating**, then on the left of the display, select **MANUAL UNTIMED**.
11. Press **RUN GATING** (ensure the *GATING* indicator on the Error Detector module lights).
12. Select **err-add**, **more 1 of 2**, **error add** then press **ERR-ADD SINGLE** once. An audible beep should be heard.
13. Ensure that the displayed Error Count is 1.
14. Check that the Error Count increments by 1 count each time **ERR-ADD SINGLE** is pressed. The **Errors** alarm message and indicator should flash momentarily and the Beeper should sound each time an error is added.
15. Select **gating** then press **STOP GATING**, **RUN GATING** and **STOP GATING** in sequence to reset the error count to zero.
16. Repeat steps 11 to 15 with **select pattern** set to **2¹⁰-1**, **2¹⁵-1**, **2²³-1** and **2³¹-1** respectively.
17. Return **select pattern** to **2⁷-1** then repeat steps 11 to 16 with the Synthesized Sweeper set to the maximum module frequency.

Note



If a Sync Loss alarm occurs at this frequency, press **data input** then select **CLKEDGE NEG**. Ensure that the alarm disappears.

18. Return the Synthesized Sweeper to the minimum module frequency then select **CLKEDGE POS** on the display. Ensure all alarms disappear.

Fixed Error Add Rate

19. Press **select page** then **MAIN RESULTS** to display Error Count, Delta Error Count, Error Ratio and Delta Error Ratio.
20. Select **err-add** followed by **more 1 of 2** on the right of the display **error add** then **ERR-ADD FIXED** and set the fixed rate to **1e-6** (one error in 10⁶ bits).
21. Ensure that the **Errors** alarm message is displayed and that the *ERRORS* alarm indicator is lit. A continuous beeping should be audible.

PRBS 2ⁿ-1 Pattern Synchronization, Error Detect and Audible Indicator

22. Press **gating**, then select **SINGLE**. Set the **GATING PERIOD** to 5 seconds using the numeric keys.
23. Press **gating**, then select **RUN GATING** (ensure that the Error Detector **GATING** indicator lights).
24. Wait for gating to finish then note the **Error Ratio** and **Delta Error Ratio** readings on the display. These will be typically 1.000e-06.
25. Repeat steps 23 and 24 with **select pattern** set to **2²³-1**, **2¹⁵-1**, **2¹⁰-1** and **2⁷-1** respectively. The results will be unchanged.
26. Return the pattern to **2³¹-1**.
27. Repeat steps 23 to 26 with the Frequency Synthesizer set to 3 GHz.

Note



If a Sync Loss alarm occurs at this frequency, press **data input** then select **CLKEDGE NEG**. Ensure that the alarm disappears.

PRBS 2ⁿ Pattern Synchronization, Error Detect and Memory Backup

Specifications

Variable Mark Density Test Patterns:

2¹³, polynomial $D^{13}+D^{12}+1=0$

2¹¹, polynomial $D^{11}+D^9+1=0$

2¹⁰, polynomial $D^{10}+D^7+1=0$

2⁷, polynomial $D^7+D^6+1=0$

In the above patterns an extra zero is added to extend the longest run of zeros by one.

Error Measurements

The error detector counts bit errors by comparing the incoming data bit-by-bit with the internally-generated reference pattern. All measurements run during the gating periods as described with the exception of Delta Error Count and Delta Error Ratio. These measurements run continuously to facilitate user adjustments for minimizing errors.

Error Count: The total number of errors during the gating period.

Delta Error Count: The number of errors in successive decisecond intervals.

Error Ratio: The ratio of counted errors to the number of bits in the selected gating period.

Delta Error Ratio: The ratio of counted errors to the number of bits in successive decisecond intervals.

Errored Intervals: Time intervals during which one or more errors occurred. These intervals are errored seconds, deciseconds, centiseconds or milliseconds.

Error Free Intervals: Time intervals of seconds, deciseconds, centiseconds or milliseconds, during which no errors occurred.

Description

This test ensures that the Error Detector can synchronize to 2⁷, 2¹⁰, 2¹¹ and 2¹³ PRBS patterns and can also count *single* and *fixed rate* bit errors on each pattern.

A Pattern Generator is set to transmit each pattern - the Error Detector is monitored to ensure correct alignment on each pattern across the full frequency range. The active clock edge on the Error Detector is inverted as required to achieve this.

Single errors are then added to each transmitted pattern - the Error Detector is checked to ensure these are detected. Finally, the Pattern Generator is set to a fixed error rate of 1×10^{-5} - The Error Detector is checked for the correct error rate and results analysis. Single and fixed error rates are verified at frequency extremes.

The internal memory backup is verified by cycling the power and ensuring that the displayed clock time and date are still valid. With gating active the power is cycled - the Error Detector display is checked to ensure that the Power Loss Seconds has been correctly recorded (the time during which the measurement is inactive).


Equipment

Synthesized Sweeper : HP 83620A
 RF Accessory Kit : HP 15680A
 Pattern Generator : HP 70841A/B
 Display : HP 70004A

Procedure

Pattern Alignment

1. Initialize the Error Detector and Pattern Generator as a master/slave system, see page 3-56.
2. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
3. Connect the equipment as shown;



Note



Use only cables from the HP 15680A RF Accessory Kit to connect the Pattern Generator to the Error Detector. These cables are of equal length and type and have optimum characteristics for the following tests.

4. Press **select pattern** then use **more 1 of 3** until **more 3 of 3** is displayed then select **2ⁿ7 MARKDEN**.
5. Ensure that the Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* and *ERRORS* alarm indicators are not lit. Also check that the **Clock Loss**, **Data Loss**, **Sync Loss** and **Errors** alarm messages are not on the display.
6. Sweep the Synthesized Sweeper slowly between the minimum and maximum module frequencies and monitor the module and display for Clock Loss, Data Loss, Sync Loss or Errors alarms.

If Sync Loss or Errors indicators appear at any frequency, select **data input**, then press **CLKEDGE NEG**. Wait for resync to occur (up to 30 seconds) then check for pattern realignment, no alarm messages on the display and no module alarm indicators.

PRBS 2^n Pattern Synchronization, Error Detect and Memory Backup

- Repeat step 6 with **select pattern** set to **2¹⁰ MARKDEN**, **2¹¹ MARKDEN**, and **2¹³ MARKDEN** respectively.
- Return the Synthesized Sweeper frequency to the minimum module frequency then select **CLKEDGE POS** on the display.

Single Error Add

- Press **gating** then select **MANUAL UNTIMED**.
- Press **RUN GATING**.
- Select **err-add**, **more 1 of 2**, **error add** then press **ERR-ADD SINGLE**.
- Ensure that the display Error Count is 1.
- Check that the Error Count increments by 1 count each time **ERR-ADD SINGLE** is pressed. The **Errors** alarm message and indicator should flash momentarily each time an error is added.
- Select **gating** then press **STOP GATING**, **RUN GATING** and **STOP GATING** in sequence to reset the error count to zero.
- Repeat steps 10 to 14 with **select pattern** set to **2¹¹ MARKDEN**, **2¹⁰ MARKDEN** and **2⁷ MARKDEN** respectively.
- Repeat steps 10 to 15 with the Synthesized Sweeper set to the maximum module frequency.

Note



If a Sync Loss alarm occurs at this frequency, select **data input** then press **CLKEDGE NEG**. Wait for resync to occur (up to 30 seconds).

- Return the Synthesized Sweeper frequency to the minimum module frequency, then select **CLKEDGE POS** on the display, ensure that all alarms disappear.

Fixed Error Add Rate

- Press **select page** then **MAIN RESULTS** to display Error Count, Delta Error Count, Error Ratio and Delta Error Ratio.
- Select **err-add** then press **more 1 of 2** on the right of the display **error add** followed by **ERR-ADD FIXED** and set the fixed rate to **1e-5** (one error in 10⁵ bits).
- Ensure that the **Errors** alarm message is displayed and that the **ERRORS** alarm indicator is lit.
- Press **gating** then select **SINGLE**. Set the **GATING PERIOD** to 5 seconds using the numeric keys.
- Press **gating** then select **RUN GATING** (ensure the Error Detector **GATING** indicator is lit).

PRBS 2ⁿ Pattern Synchronization, Error Detect and Memory Backup

23. Wait for gating to finish then note the Error Ratio and Delta Error Ratio readings on the display. These will be typically 1.00e-5.
24. Repeat steps 22 and 23 with **select pattern** set to **2¹⁰ MARKDEN**, **2¹¹ MARKDEN** and **2¹³ MARKDEN** respectively. The results will be unchanged.

Note do not select **RUN GATING** until resync has occurred (up to 30 seconds).



-
25. Return the pattern to **2⁷ MARKDEN**.
 26. Repeat steps 22 to 25 with the Synthesized Sweeper set to 3 GHz.

Note If a Sync Loss alarm occurs at this frequency, select **data input** then press **CLKEDGE NEG.** Wait for the resync to occur (up to 30 seconds), ensure that all alarms disappear.



Power Loss Indicator and Internal Memory Backup

27. Note the time and date shown on the display.

Note If required, refer to the *HP 71600 Series Operating Manual* for details on the setting the internal clock time and date.



-
28. Press **gating** followed by **RUN GATING** then switch off the Display using the *LINE* switch.
 29. Switch on the Display then wait for the time and date to appear - check that the internal clock has been operating during power down.
 30. Check the Power Loss Seconds on the display.

PRBS 2ⁿ with Variable Mark Density

Specifications

Variable Mark Density Test Patterns:

2¹³, polynomial $D^{13}+D^{12}+1=0$

2¹¹, polynomial $D^{11}+D^9+1=0$

2¹⁰, polynomial $D^{10}+D^7+1=0$

2⁷, polynomial $D^7+D^6+1=0$

In the above patterns an extra zero is added to extend the longest run of zeros by one.

The ratio of ones to total bits in the above patterns can be set to 1/8, 1/4, 1/2, 3/4 and 7/8.

Description

This test ensures that the Error Detector can synchronize to 2⁷, 2¹⁰, 2¹¹ and 2¹³ PRBS patterns with mark densities of 1/8, 1/4, 1/2, 3/4 and 7/8.

A Pattern Generator is set to transmit each pattern - the Error Detector is monitored to ensure correct alignment across the full frequency range. The active clock edge on the Error Detector is inverted as required to achieve this.

The Error Detector Data Threshold (the level at which the 0 to 1 transition occurs) is then adjusted manually to optimize transition point for the chosen transmit levels. The mark density can now be increased from minimum to maximum - the Error Detector alignment is verified at each mark density setting by adding single errors.

This last step is repeated at each PRBS and at frequency extremes.

Equipment


Synthesized Sweeper : HP 83620A
RF Accessory Kit : HP 15680A
Pattern Generator : HP 70841A/B
Display : HP 70004A

Procedure

Pattern Alignment

1. Initialize the Error Detector and Pattern Generator as a master/slave system, see page 3-56.
2. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.

3. Connect the equipment as shown:



Note Use only cables from the HP 15680A RF Accessory Kit to connect the Pattern Generator to the Error Detector. These cables are of equal length and type and have optimum characteristics for the following tests.

4. Press **select pattern** then use **more 1 of 3** to display **more 3 of 3** then press **2⁷ MARKDEN**.
5. Ensure that the Error Detector **CLK LOSS**, **DATA LOSS**, **SYNC LOSS** or **ERRORS** alarm indicators are not lit. Also check that the **Clock Loss**, **Data Loss**, **Sync Loss** or **Errors** alarm messages are not on the display.

Setting the 0/1 Threshold Manually

Note The Error Detector sync time increases with longer patterns (higher numbers). The manual 0/1 threshold should always be set on the shortest pattern (2⁷). Sync time on this pattern will be <2 seconds.

6. Press **data input** then set **0/1 THR AUTOMAN** to **MAN**.
7. Press **0/1 THRSHLD** then set the threshold to **1.00 V** using the numeric keys.
8. Check that there are Sync Loss and Errors alarms.
9. Decrease the threshold voltage using the rotating knob until the Sync Loss and Errors alarms disappear. Note the voltage ($V1$) at which this occurs.
10. Continue to decrease the threshold voltage until the Sync Loss and Errors alarms occur again. Note the voltage ($V2$) at which this occurs.
11. Calculate $(V1+V2)/2$ then use the numeric keys to enter this value as the new threshold voltage. There must be no Sync Loss and Errors alarms.

PRBS 2ⁿ with Variable Mark Density

Single Errors with Variable Mark Density

12. Press `select pattern` then use `more 1 of 3` to display `more 3 of 3` then select `MARK DENSITY` followed by `1/8`, finally press `EXIT`.
13. Press `gating` then select `MANUAL UNTIMED`.
14. Press `RUN GATING`.
15. Select `err-add`, `more 1 of 2`, `error add` then press `ERR-ADD SINGLE` once.
16. Ensure that the displayed Error Count is 1.
17. Check that the Error Count increments by 1 count each time `ERR-ADD SINGLE` is pressed. The `Errors` alarm message and indicator should flash momentarily each time an error is added.
18. Select `gating` then press `STOP GATING`, `RUN GATING` and `STOP GATING` in sequence to reset the error count to zero.
19. Repeat steps 12 to 18 with the `MARK DENSITY` set to `1/4`, `3/4` and `7/8` respectively.
20. Repeat steps 12 to 19 with `select pattern` set to `210 MARKDEN`, `211 MARKDEN` and `213 MARKDEN` respectively.

Note Do not press `RUN GATING` until resync has occurred (up to 30 seconds).



-
21. Return the pattern to `27 MARKDEN`.
 22. Repeat steps 12 to 21 with the Synthesized Sweeper set to the maximum module frequency.

Note If a Sync Loss alarm occurs at this frequency, select `data input` then press `CLKEDGE NEG`. Wait for resync to occur - ensure all alarms are off.



PRBS 2ⁿ with Zero Substitution

Specifications

Zero Substitution Test Patterns:

2¹³, polynomial $D^{13}+D^{12}+1=0$

2¹¹, polynomial $D^{11}+D^9+1=0$

2¹⁰, polynomial $D^{10}+D^7+1=0$

2⁷, polynomial $D^7+D^6+1=0$

In the above patterns an extra zero is added to extend the longest run of zeros by one.

Zeros can be substituted for data to extend the longest run of zeros in the above patterns. The longest run can be extended to the pattern length, minus one. The bit after the substituted zeros is set to 1.

Description

This test ensures that the Error Detector can synchronize to a 2⁷, 2¹⁰, 2¹¹ and 2¹³ pattern with extended runs of zeros.

A Pattern Generator is set to transmit each pattern - the Error Detector is monitored to ensure correct alignment across the full frequency range. The active clock edge on the Error Detector is inverted as required to achieve this.

The Error Detector Threshold (the level at which 0 to 1 transition occurs) is then adjusted manually to optimize the transition point for the chosen transmit level. Zeros can now be substituted into the pattern by increasing the *longest run of zeros* from minimum to maximum and verifying Error Detector alignment at selected *longest run of zeros*. This last step is repeated at each PRBS and at three discrete frequencies.

Equipment

Synthesized Sweeper : HP 83620A
 RF Accessory Kit : HP 15680A
 Pattern Generator : HP 70841A/B
 Display : HP 70004A


Procedure

Pattern Alignment

1. Initialize the Error Detector and Pattern Generator as a master/slave system, see page 3-56.
2. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.

PRBS 2ⁿ with Zero Substitution

3. Connect the equipment as shown:



Note



Use only cables from the HP 15680A RF Accessory Kit to connect the Pattern Generator to the Error Detector. These cables are of equal length and type and have optimum characteristics for the following tests.

4. Press **select pattern** then press **more 1 of 3** to display **more 2 of 3** then select **2⁷ ZEROSUB**.
5. Ensure that the Error Detector **CLK LOSS**, **DATA LOSS**, **SYNC LOSS** or **ERRORS** alarm indicators are not lit. Also check that the **Clock Loss**, **Data Loss**, **Sync Loss** or **Errors** alarm messages are not on the display.

Fixed Zero Substitution Alignment

6. Press **data input** followed by **CLK-DAT ALIGN** and wait for Clock to Data alignment to complete.
7. Press **select pattern** then use **more 1 of 3** to display **more 2 of 3** then select **2⁷ ZEROSUB**.

8. Select **LONGEST RUNZERO** then select the values listed in the following table using the numeric keys. Ensure that synchronization occurs within the resync time given in the table. There should be no Clock Loss, Sync Loss, Data Loss or Errors alarms after alignment has occurred. Return the **LONGEST RUN ZERO** to its lowest value when complete.

Pattern	Longest Run of Zeros	Resync Time
2 ⁷ ZEROSUB	7, 20, 40, 60, 80, 84, 89,90	<2.0 s
2 ¹⁰ ZEROSUB	10, 200, 400, 600, 750, 794, 795	<2.0 s
2 ¹¹ ZEROSUB	11, 400, 800, 1200, 1550, 1599, 1600	<2.0 s
2 ¹³ ZEROSUB	13, 2400, 5600, 6398, 6400	<2.0 s

9. Repeat steps 4 to 8 with the Synthesizer set to the maximum module frequency.

Internal User Selectable Pattern Synchronization and Error Detect

Specifications

Variable Length User Test Patterns (RAM stored)

Length: 1 to 8192 bits

Resolution: 1 to 255 bits in 1-bit steps; 256 to 8192 bits in 32 bit steps.

Four internal RAM stores are provided for user patterns. Each store can hold one pattern up to 8192 bits long.

Error Measurements

The error detector counts bit errors by comparing the incoming data bit-by-bit with the internally-generated reference pattern. All measurements run during the gating periods as described with the exception of Delta Error Count and Delta Error Ratio. These measurements run continuously to facilitate user adjustments for minimizing errors.

Error Count: The total number of errors during the gating period.

Delta Error Count: The number of errors in successive decisecond intervals.

Error Ratio: The ratio of counted errors to the number of bits in the selected gating period.

Delta Error Ratio: The ratio of counted errors to the number of bits in successive decisecond intervals.

Errored Intervals: Time intervals during which one or more errors occurred. These intervals are errored seconds, deciseconds, centiseconds or milliseconds.

Error Free Intervals: Time intervals of seconds, deciseconds, centiseconds or milliseconds, during which no errors occurred.

Description

This test ensures that the Error Detector can synchronize to and detect single and fixed errors in RAM stored *User Selectable Patterns*. The test patterns chosen will provide worst case alignment conditions for the Error Detector circuitry.

A Pattern Generator is set to transmit each of four preset patterns - the Error Detector is monitored to ensure correct alignment across the full frequency range. The active clock edge on the Error Detector is inverted as required to achieve this.

Single errors are then added to each transmitted pattern - the Error Detector is checked to ensure these errors are detected. The Pattern Generator is next set to its fixed error rate of 1×10^{-6} - the Error Detector is checked for the correct error rate and result analysis. Single and fixed error rates are verified at three discrete frequencies.


Equipment

Synthesized Sweeper : HP 83620A
 RF Accessory Kit : HP 15680A
 Pattern Generator : HP 70841A/B
 Display : HP 70004A

Procedure

Pattern Alignment

1. Initialize the Error Detector and Pattern Generator as a master/slave system, see page 3-56.
2. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
3. Connect the equipment as shown:



Note



Use only cables from the RF Accessory Kit to connect the Pattern Generator to the Error Detector. These cables are of equal length and type and have optimum characteristics for the following tests.

4. Press **more 1 of 2** followed by **edit usr-pat** then set up the user patterns as listed in the following table .

INTERNAL PATT 1	1001 0111 0010 110 (pattern length 15 bits)
INTERNAL PATT 2	1111 1111 1111 1110 1111 1111 1111 1111 0000 0000 0000 0001 0000 0000 0000 0000 (pattern length 64 bits)
INTERNAL PATT 3	1010 (repeat for pattern length of 255 bits)
INTERNAL PATT 4	1 (pattern length of 1 bit)
5. Press **more 2 of 2** on the left of the display then press **select pattern**. Press **user pattern** twice then select **INTERNAL PATT 1** to make Pattern 1 active.

Internal User Selectable Pattern Synchronization and Error Detect

6. Ensure that the Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* or *ERRORS* alarm indicators are not lit. Also check that the *Clock Loss*, *Data Loss*, *Sync Loss* or *Errors* alarm messages are not on the display. The error count should be 0.
7. Sweep the Synthesized Sweeper slowly between the minimum and maximum module frequencies and monitor the module and display for clock loss, data loss, sync loss or errors alarms. If a sync loss or errors alarm occurs at any frequency, select *data input*, then press *CLKEDGE NEG*. Check for pattern re-alignment, no alarm message on the display and no module alarm indicators.
8. Return the Synthesized Sweeper to the minimum module frequency.

Single Error Add

9. Select *gating* then press *MANUAL UNTIMED*.
10. Select *RUN GATING*.
11. Select *err-add*, *more 1 of 2*, *error add* then press *ERR-ADD SINGLE* once.
12. Ensure that the displayed Error Count is 1.
13. Check that the Error Count increments by 1 count each time *ERR-ADD SINGLE* is pressed. The *Errors* alarm message and indicator should flash momentarily each time an error is added.
14. Select *gating* then press *STOP GATING*, *RUN GATING* then *STOP GATING* in sequence to reset the error count to zero.
15. Repeat steps 10 to 14 with the synthesized Sweeper set to the maximum module frequency. If a Sync Loss alarm occurs at this frequency then press *data input* followed by *CLKEDGE NEG*.
16. Return the Synthesized Sweeper to the minimum module frequency.
17. Repeat steps 5 to 16 with *INTERNAL PATT 2*, *INTERNAL PATT 3* and *INTERNAL PATT 4* as the active pattern.

Data Input Range (Automatic 0/1 Threshold)

Specifications

Data Sampling Clock Edge: Selectable rising or falling edge.

Termination Voltage: Selectable 0 V or -2 V nominal.

Level: Min, 0.5 V p-p; Max, 2.0 V p-p nominal.

Offset (nominal):

	Termination	
	50Ω to 0 V	50Ω to -2 V
Maximum Input Voltage	+1 V	0 V
Minimum Input Voltage	-3 V	-3 V

0/1 Threshold: The electrical interface allows for a range of input amplitudes and dc offsets. The 0/1 threshold is set using one of three modes:

Automatic Track: Tracks the mean dc level of the input signal. The measured threshold is displayed.

Automatic Center: The Error Detector sets the 0/1 threshold midway between two points, top and bottom of the *eye* where the bit error ratio is equal to the selectable threshold. The *eye* height is calculated and displayed.

Manual: Sets the 0/1 threshold manually.

Range - +1 to -3 V nominal.

Resolution - 1 mV nominal.

Description

This test ensures that the Error Detector can synchronize to a pattern with amplitude and offset within the range specified for the Error Detector Data Input.

A Pattern Generator is used to transmit the required levels and offsets. The minimum specified level is first verified on an Oscilloscope with a 1100 1100 User Pattern - the Error Detector is monitored to ensure correct alignment across the full frequency spectrum with this minimum level. The Pattern Generator is set to transmit $2^{23}-1$ PRBS with Data amplitude and offset (data Hi level) set to tabulated values. - the Error Detector is monitored to ensure correct alignment across the full frequency spectrum in each case. The pattern is chosen to satisfy requirements on synchronization and mark:space density.

Data Input Range (Automatic 0/1 Threshold)


Equipment

Synthesized Sweeper : HP 83620A
RF Accessory Kit : HP 15680A
Digitizing Oscilloscope : HP 54121T
Four Channel Test Set : HP 54121A
Pattern Generator : HP 70841A/B
Display : HP 70004A

Procedure

Pattern Alignment with Minimum Data Amplitude

1. Initialize the Error Detector and Pattern Generator as a master/slave system, see page 3-56.
2. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
3. Connect the equipment as shown;



4. Set the Digitizing Oscilloscope for the following parameters:

CHAN : Atten X1; CH1 on; CH2,3,4 off; CH 1 Amplitude 100 mV/Div;
Offset 750 mV.
TIMEBASE : Timebase 5 ns/Div; Delay 16 ns; Delay ref left ; Triggered
TRIGGER : Trig Level -500 mV; Slope +ve; Atten X1; HF Sense off; HF Reject
off
DISPLAY : Display Mode Averaged; Number of Averages 8; Screen Single
Bandwidth 20 GHz.


Note



The above parameters may be obtained by using the Digitizing Oscilloscope *Autoscale* function and modifying as required.

5. Press **more 1 of 2** followed by **edit usr-pat**. Select **PATTERN 1** then set it to 1100 1100.

6. Press **more 2 of 2** on the left of the display followed by **select pattern** and **INTERNL PATT 1**.
7. Press **dat o/p** followed by **DATA AMPTD**. Set the amplitude to 0.5 V using the numeric keys. Press **DATA HI-LEVEL**. Set the Hi level to 1.0 V using the numeric keys.
8. Adjust the Digitizing Oscilloscope delay to position the data pulse at the center of the display.
9. Use the Digitizing Oscilloscope MEASUREMENT function to measure the amplitude of the data pulse. If necessary adjust the Pattern Generator **DATA AMPLTD** until the amplitude of the data pulse is measured at 0.5 V.
10. Disconnect the oscilloscope and connect the equipment as shown:



Note



Use only cables from the RF Accessory Kit to connect the Pattern Generator to the Error Detector. These cables are of equal length and type and have optimum characteristics for the following tests.

11. Ensure that the Error Detector **CLK LOSS**, **DATA LOSS**, **SYNC LOSS** or **ERRORS** alarm indicators are not lit. Also check that the **Clock Loss**, **Data Loss**, **Sync Loss** or **Errors** alarm messages are not on the display.
12. Sweep the Synthesized Sweeper slowly between the minimum and maximum module frequencies and monitor the module and display for clock loss, data loss, sync loss or errors alarms.
If a sync loss or errors alarm occurs at any frequency, select **data input**, then press **CLKEDGE NEG**. Check for pattern re-alignment, no alarm message on the display and no module alarm indicators.
13. Repeat step 12 with the Error Detector terminated in -2 V (press **data input** followed by **TERM -2 V**).
14. Return the Error Detector termination to 0 V.

Data Input Range (Automatic 0/1 Threshold)

Pattern Alignment with Selected Data Amplitude and Offset (0 V Term)

- Press **select pattern** then set the pattern to 2²³-1.
- Repeat step 12 with the Pattern Generator **DATA AMPLTD** and **DATA HI LEVEL** set to the values shown in the table below. (Verify the Data Amplitude on the Digitizing Oscilloscope.)

DATA AMPLITUDE	DATA HI LEVEL
500 mV	1.0 V
500 mV	-2.5 V
*2.0 V	1.0 V
2.0 V	-1.0 V

*Set **DATA HI-LEVEL** before **DATA AMPLTD**.

- Return the **DATA AMPLTD** to 0.5 V and the **DATA HI-LEVEL** to 1 V.

Pattern Alignment with Selected Data Amplitude and Offset (-2 V Term)

- Press **data input** followed by **TERM** -2 V.
- Press **dat o/p** followed by **more 1 of 2** on the right of the display.
- Select **TERM** -2 V.
- Repeat step 12 with the Pattern Generator **DATA AMPLTD** and **DATA HI-LEVEL** set to the values shown in the table below:

DATA AMPLITUDE	DATA HI LEVEL
500 mV	0 V
500 mV	-2.5 V
*2.0 V	0 V
2.0 V	-1.0 V

*Set **DATA HI-LEVEL** before **DATA AMPLTD**.

Error Output Waveform and Data Input Delay

Specifications

Error Output

Provides an electrical signal to indicate received errors. The error output pulse is the logical *OR* of all errors in a 16-bit period.

All specifications are for the output terminated 50 Ω to 0V.

Format: RZ, active high.

Amplitude: High: 0 V nominal. Low: -800 mV nominal.

Pulse Width: For 1-bit error: 8 clock pulses nominal.

Impedance: 50 Ω nominal.

Interface: dc coupled.

Connector: BNC female.

Data Input Delay

The data sampling point can be set automatically to the center of the *eye*. The error detector sets the data/clock delay midway between two points either side of the *eye* where the bit error ratio is equal to a selectable threshold. The *eye* width is calculated and displayed. The sampling point can also be set manually by altering the data/clock delay.

Data delay variation vs selected clock edge:

Range: ± 1 ns nominal.

Resolution: 1 ps nominal.

Automatic Data/Clock Alignment and 0/1 Threshold Center: Selectable error-ratio thresholds from 0 to 1×10^1 .

Return Loss: 300 kHz to maximum operating frequency > 15 dB typical.

Impedance: 50 Ω nominal.

Interface: dc coupled.

Connector: N-type female.

Description

The rear panel Error Output signal is verified by checking waveform parameters on a Digitizing Oscilloscope with Data Error Rate of 3.125e-02 (one error in every 32 bits). This Rate is obtained by independently setting the Pattern Generator and Error Detector to the same User Selectable Word pattern (pattern length is 32 bits), except that the last bit in the Pattern Generator word is inverted. The Error Detector will align to this pattern (with an error rate of one in 32) as the default alignment threshold is one error in every 10 bits.

The *User Selectable Words* can only be independently set if the Pattern Generator and Error Detector are configured as a *Master/Master* system (see page 3-57).

The data input delay is typically ± 1 ns with respect to the clock signal. A 500 MHz clock signal is used to verify the delay operation. The delay is varied and at some point within the ± 1 ns delay range Sync Loss must occur (due to the clock period being 2 ns).

Error Output Waveform and Data Input Delay


Equipment

Synthesized Sweeper : HP 83620A
RF Accessory Kit : HP 15680A
Digitizing Oscilloscope : HP 54121T
Four Channel Test Set : HP 54121A
Pattern Generator : HP 70841A/B
Display : HP 70004A

Procedure

Pattern Alignment in Master-Master

1. Initialize the Error Detector and Pattern Generator as a master/master system, see page 3-57.
2. Set the Synthesized Sweeper to the maximum module frequency and 0 dBm.
3. Connect the equipment as shown:



Note



Use only cables from the RF Accessory Kit to connect the Pattern Generator to the Error Detector. These cables are of equal length and type and have optimum characteristics for the following tests.

4. Ensure that the Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* or *ERRORS* alarm indicators are not lit. Also check that the **Clock Loss**, **Data Loss**, **Sync Loss** or **Errors** alarm messages are not on the display. If alarms are present, press **data input** on the Error Detector display followed by **CLKEDGE NEG**. Ensure the alarms disappear.
5. Press **DISPLAY** followed by **NEXT INST** to show the Pattern Generator parameters on the display then press **USER**.
6. Press **edit-usr-pat** then **INTERNAL PATT 1**. Set the user pattern to 1010 1010 1010 1010 1010 1010 1010 (32 bits).

Error Output Waveform and Data Input Delay

7. Press **select pattern** followed by **user pattern**. Press **user pattern** again then select **INTERNAL PATT 1**.
8. Press **DISPLAY** followed by **NEXT INST** to show the Error Detector parameters on the display then press **USER**.
9. Repeat steps 6 and 7 for the Error Detector module.
10. Ensure that the Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* or *ERRORS* alarm indicators are not lit. Also check that the **Clock Loss**, **Data Loss**, **Sync Loss** or **Errors** alarm messages are not on the display.
11. Set the Error Detector user pattern to 1010 1010 1010 1010 1010 1010 1010 1011 (last bit inverted).
12. Ensure that the **Errors** alarm message is displayed and that the *ERRORS* alarm indicator is lit.

Fixed Error Rate Count

13. Press **gating** then select **SINGLE**. Set **GATING PERIOD** to 10 seconds using the numeric keys.
14. Press **RUN GATING**.
15. Wait for gating to finish then note the *Error Ratio* reading on the display. This will be typically 3.125e-02.

Measuring Error Output Waveform Parameters

16. Set the Digitizing Oscilloscope as follows:

CHAN : Atten X1; CH1 on; CH2,3,4 off; CH 1 Amplitude 200 mV/Div;
Offset -400 mV

TIMEBASE : Timebase 1 ns/Div; Delay 16 ns; Delay ref left ; Triggered

TRIGGER : Trig Level -500 mV; Slope +ve; Atten X1; HF Sense off; HF Reject
off

DISPLAY : Display Mode Averaged; Number of Averages 8; Screen Single
Bandwidth 20 GHz.

Note



The above parameters may be obtained by using the Digitizing Oscilloscope *Autoscale* function and modifying as required.

Error Output Waveform and Data Input Delay

17. Adjust the Digitizing Oscilloscope delay and timebase to center one Error pulse across the display.
18. Measure the amplitude and width of the displayed pulse. *Typical* amplitude will be -0.80 V (that is, Hi level is 0 V, Low level is -0.80 V) and *typical* width (measured at mid-amplitude) will be 2.67 ns.

Data Input Delay Check

19. Press **data input** followed by **DAT I/P DELAY**, then set the Pattern Generator delay to +1 ns using the numeric keys.
20. Set the Synthesized Sweeper to 500 MHz at 0 dBm. If a Sync Loss alarm occurs, press **CLKEDGE NEG** - ensure the alarm disappears.
21. Change the data input delay slowly to -1 ns using the rotary knob.
22. Check that Sync Loss occurs as the delay is reduced then is regained as the delay is further reduced.

Data Input Invert

Specifications

Data Polarity: Selectable normal or inverted.

Description

The Error Detector input data can be normal or inverted. The inverted input is tested by setting the transmitted User Word to be the inverse of the received User Word and ensuring that these patterns sync up with no errors across the full frequency range.

The *User Selectable Words* can only be independently set if the Pattern Generator and Error Detector are configured as a *Master/Master* system (see page 3-57).


Equipment

Synthesized Sweeper	: HP 83620A
RF Accessory Kit	: HP 15680A
Digitizing Oscilloscope	: HP 54121T
Four Channel Test Set	: HP 54121A
Pattern Generator	: HP 70841A/B
Display	: HP 70004A

Procedure

Pattern Alignment in Master-Master

1. Initialize the Error Detector and Pattern Generator as a master/master system, see page 3-57.
2. Set the Synthesized Sweeper to the minimum module frequency and 0 dBm.
3. Connect the equipment as shown:



Note: All unused Pattern Generator and Error Detector ports must be terminated in 50Ω.

The HP 15680A RF Accessory Kit contains the 50Ω terminations.

Data Input Invert

Note



Use only cables from the RF Accessory Kit to connect the Pattern Generator to the Error Detector. These cables are of equal length and type and have optimum characteristics for the following tests.

4. Press **DISPLAY** followed by **NEXT INST** to show the Error Detector parameters on the display then press **USER**.
5. Ensure that the Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* or *ERRORS* alarm indicators are not lit. Also check that the **Clock Loss**, **Data Loss**, **Sync Loss** or **Errors** alarm messages are not on the display.
6. Press **data input** then set **O/I THR AUTOMAN** to **MAN** (manual threshold).
7. Press **edit-usr-pat** then **PATTERN 1**. Set pattern 1 to 1000 0000 0000 0000 (16 bits).
8. Press **select pattern** followed by **user pattern**. Press **user pattern** again then select **USER PATTN 1**.
9. Press **DISPLAY** followed by **NEXT INST** to show the Error Detector parameters on the display then press **USER**.
10. Repeat steps 7 and 8 for the Pattern Generator module.
11. Ensure that the Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* or *ERRORS* alarm indicators are not lit.

Pattern Alignment with Data Output and Data Input Inverted

12. Press **dat o/p** and set **POLRITY NORMINV** to **INV** (inverted).
13. Press **DISPLAY** followed by **NEXT INST** to show the Error Detector parameters on the display then press **USER**.
14. Press **data input** and set **POLRITY NORMINV** to **INV** (inverted).
15. Ensure that the Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* or *ERRORS* alarm indicators are not lit. Also check that the **Clock Loss**, **Data Loss**, **Sync Loss** or **Errors** alarm messages are not on the display.

Pattern Alignment with Data Output Inverted

16. Press **data input** and set **POLRITY NORMINV** to **NORM** (normal).
17. Ensure that the Error Detector *SYNC LOSS* and *ERRORS* alarm indicators are lit. Also check that the **Sync Loss** and **Errors** alarm messages are on the display.
18. Press **edit-usr-pat** then **PATTERN 1**.
19. Set Pattern 1 to 0111 1111 1111 1111 (16 bits)

20. Ensure that the Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* or *ERRORS* alarm indicators are not lit. Also check that the *Clock Loss*, *Data Loss*, *Sync Loss* or *Errors* alarm messages are not on the display.

Pattern Alignment with Data Input Inverted

21. Press *data input* and set *POLRITY NORMINV* to *INV*.
22. Ensure that the Error detector *SYNC LOSS* and *ERRORS* alarm indicators are lit. Also check that the *Sync Loss* and *Errors* alarm messages are on the display.
23. Press **DISPLAY** followed by **NEXT INST** to show the Pattern Generator parameters on the display then press **USER**.
24. Press *dat o/p* and set *POLRITY NORMINV* to *NORM*.
25. Press **DISPLAY** followed by **NEXT INST** to show the Error detector parameters on the display.
26. Ensure that the Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* or *ERRORS* alarm indicators are not lit. Also check that the *Clock Loss*, *Data Loss*, *Sync Loss* or *Errors* alarm messages are not on the display.

Pattern Synchronization Threshold

Specifications

Synchronization to the incoming pattern can be performed automatically or manually. In manual mode, the Sync Start key forces the Error Detector to attempt synchronization with the received pattern.

Sync Gain/Loss Criteria: The criterion for gaining or losing synchronization is the error ratio in a 1 ms interval. Selectable error-ratio thresholds of 1×10^{-1} , 10^{-2} , 10^{-3} , 10^{-4} , 10^{-5} , 10^{-6} , 10^{-7} and 10^{-8} are provided.

Resync Time: (Under error free conditions) PRBS $2^{31}-1$, $2^{23}-1$, $2^{15}-1$: < 200 ms nominal; PRBS $2^{10}-1$, 2^7-1 < 500 ms nominal.

User Patterns <10 kbit/s: <2 s STM16 Frame PRBS data @ 2.5 GHz: <5 s.

Description

The Error Detector Pattern synchronization threshold is the error rate (measured in a 1 ms interval) above which the Error Detector is defined to have lost synchronization with the incoming pattern. Four of the user selectable sync thresholds are tested in both automatic and manual mode.

In automatic sync mode the Error Detector will begin to synchronize to the pattern immediately the error rate falls below the threshold. This is tested by transmitting a pattern with error rate above the threshold and checking that the Error Detector does not synchronize. With the error rate set below the threshold the Error Detector should now automatically synchronize to the incoming pattern and count the correct number of errors. With manual sync mode selected, synchronization will only occur once the operator has initiated it from the front panel keyboard. This is tested in $1e-02$ sync threshold only. All tests are performed at maximum bit rate (clock frequency).

Because only one error add rate is available from the HP 70841A Pattern Generator, the error rates required to test synchronization thresholds can only be obtained by transmitting and receiving non-identical *user selectable patterns*. This is done by inverting 1 in every X bits in the transmitted pattern - where $1/X < \text{or} >$ the sync threshold under test.

The *User Selectable Patterns* can only be independently set if the Pattern Generator and Error Detector are configured as a *Master/Master* system.


Equipment

Synthesized Sweeper : HP 83620A
RF Accessory Kit : HP 15680A
Pattern Generator : HP 70841A/B
Display : HP 70004A

Procedure

Pattern Alignment in Master/Master mode

1. Initialize the Error Detector and Pattern Generator as a master/master system, see page 3-57.
2. Set the Synthesized Sweeper to maximum module frequency and 0 dBm.
3. Connect the equipment as shown:



Note



Use only cables from the RF Accessory Kit to connect the Pattern Generator to the Error Detector. These cables are of equal length and type and have optimum characteristics for the following tests.

4. Press **data input** then **more 1 of 2**. Press **CLK-DAT ALIGN** and wait for clock to Data alignment to complete.
5. The Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* or *ERRORS* alarm indicators should not be lit. The **Clock Loss**, **Data Loss**, **Sync Loss** or **Errors** alarm messages should not be on the display.
6. Press **edit usr-pat** on the Pattern Generator display and set **INTERNAL PATT 4** to 1010 (4 bits).
7. Press **select pattern** followed by **user pattern**. Press **user pattern** again then select **INTERNAL PATT 4**.
8. Press **DISPLAY** followed by **NEXT INST** and **(USER)** to show the Error Detector on the display.
9. Repeat steps 6 and 7 with the Error Detector **INTERNAL PATT 4** set to 1010 1010 1010 1010 1010 1010 1010 1010 10 (42 bits).
10. Ensure that the Error Detector *CLK LOSS*, *DATA LOSS*, *SYNC LOSS* or *ERRORS* alarm indicators are not lit. Also check that the **Clock Loss**, **Data Loss**, **Sync Loss** or **Errors** alarm messages are not on the display.

Pattern Synchronization Threshold

Checking for Sync Loss with 1e-01 Threshold

11. Set the Error Detector Sync Threshold to 1e-01 by pressing **More 1 of 2** followed by **sync**, **SYNC THRESHLD** and **(1e-01)**.
12. Return to **edit usr-pat** and set the Error Detector **INTERNAL PATT 4** to 1010 1010 1010 1010 1010 1010 1010 1010 0101 00 (42 bits). This gives an error ratio of 1.19e-01 (5 bits in 42) which is above the sync threshold.
13. Ensure that the **Errors** and **Sync Loss** alarm messages are displayed and the **ERRORS** and **SYNC LOSS** alarm indicators are lit.
14. Set the Error Detector **INTERNAL PATT 4** to 1010 1010 1010 1010 1010 1010 1010 1010 1010 0101 10 (42 bits). This gives an error ratio of 0.95e-01 (4 bits in 42) which is below the sync threshold.
15. The **Sync Loss** alarm message should no longer be displayed and the **SYNC LOSS** alarm indicator should no longer be lit.

Checking Error Ratio with Patterns in Sync

16. Press the Error Detector **select page** then press **MAIN RESULTS** to show *Error Count*, *Delta Error Count*, *Error Ratio* and *Delta Error Ratio*.
17. Press **gating** then select **SINGLE** followed by **GATING PERIOD**. Set the gating period to 10 seconds using the numeric keys.
18. Press **RUN GATING** - ensure the Error Detector gating indicator is lit.
19. Wait for gating to finish (gating indicator not lit) then note the *Error Ratio* reading on the display - typically 9.5e-02.

Checking for Sync Loss with 1e-02 Threshold

20. Press **More 1 of 2** followed by **sync** and **SYNC THRESHLD**. Set the Error Detector sync threshold to 1e-02.
21. Press **(DISPLAY)** followed by **NEXT INST** and **(USER)** to show the Pattern Generator.
22. Press **edit usr-pat** followed by **INTERNAL PATT 4**.
23. Press **recall pattern** followed by **2^7 PRBS** and **NO MODIFY**.
24. Reduce the pattern length to 99 bits by selecting **SET PATTERN LENGTH** then setting the length to 99 bits.
25. Repeat the previous four steps on the Error Detector display.
26. Ensure that the Error Detector **CLK LOSS**, **DATA LOSS**, **SYNC LOSS** and **ERRORS** alarm indicators are not lit. Also check that the **Clock Loss**, **Data Loss**, **Sync Loss** and **Errors** alarm messages are not on the display.

27. Invert the first bit of the Error Detector **INTERNAL PATT 4**. This gives an error ratio of $1.01e-02$ (1 bit in 99) which is above the threshold.
28. Ensure that the **Errors** and **Sync Loss** alarm messages are displayed and the **ERRORS** and **SYNC LOSS** alarm indicators are lit.

Checking Error Ratio with Patterns in Sync

29. Increase the **INTERNAL PATT 4** length to 102 bits on both the Pattern Generator and Error Detector.
30. The **Sync Loss** alarm message should no longer be displayed and the **SYNC LOSS** alarm indicator should no longer be lit.
31. Press **gating** on the Error Detector display then press **RUN GATING**.
32. Wait for gating to finish then note the *Error Ratio* reading on the display - typically $9.804e-03$.

Checking Manual Sync Mode

33. Set the Error Detector to manual sync mode by selecting **More 1 of 2** then press **sync**. Set **SYNC AUTOMAN** to **MAN** (manual).
34. Invert the second bit of **INTERNAL PATT 4** pattern on the Error Detector.
Return to **Edit User INTERNAL PATT 4** on the Error Detector and invert the second bit of the pattern.
35. Ensure that the **Errors** and **Sync Loss** alarm messages are displayed and the **ERRORS** and **SYNC LOSS** alarm indicators are lit.
36. Invert the first two bits of **INTERNAL PATT 4** on the Error Detector to return the pattern to its original format.
37. Ensure that the **Errors** and **Sync Loss** alarm messages are still displayed and the **ALARM** and **SYNC LOSS** alarm indicators are still lit.
38. Return to **sync** then press **SYNC START**.
39. The **Errors** and **Sync Loss** alarm messages should disappear. The **ERRORS** and **SYNC LOSS** alarm indicators should not be lit.
40. Return the Error Detector **SYNC AUTOMAN** setting to **AUTO** (automatic)

Checking for Sync Loss with 1e-03 Threshold

41. Set the Error Detector sync threshold to 1e-03.
42. Press **DISPLAY** followed by **NEXT INST** and **USER** to show the Pattern Generator.
43. Press **edit usr-pat** followed by **INTERNAL PATT 4**.
44. Press **recall pattern** followed by **2^10 PRBS** and **NO MODIFY**.

45. Reduce the pattern length to 992 bits by selecting `SET PATTERN LENGTH` then setting the length to 992 bits.
46. Repeat the previous four steps on the Error Detector display.
47. Wait for resync to occur. Check that the `Clock Loss`, `Data Loss`, `Sync Loss` and `Errors` alarm messages are not on the display. Resync must occur within 2 seconds of completing *step 46*.
48. Invert the first bit of the Error Detector `INTERNAL PATT 4`. This gives an error ratio of $1.008e-03$ (1 bit in 992) which is above the threshold.
49. Ensure that the `Errors` and `Sync Loss` alarm messages are displayed and the `ERRORS` and `SYNC LOSS` alarm indicators are lit.

Checking Error Ratio with Patterns in Sync

50. Increase `INTERNAL PATT 4` length to 1024 bits on both the Pattern Generator and Error Detector.
51. Wait for resync to occur then check that the `Sync Loss` alarm message is no longer displayed and the `SYNC LOSS` alarm indicator is no longer lit.
52. Press `gating` on the Error Detector then select `RUN GATING`.
53. Wait for gating to finish then note the *Error Ratio* reading on the display - typically $9.766e-04$.

Checking for Sync Loss with 1e-04 Threshold

54. Set the Error Detector sync threshold to 1e-04.
55. Press `DISPLAY` followed by `NEXT INST` and `USER` to show the Pattern Generator.
56. Press `edit usr-pat` followed by `INTERNAL PATT 4`.
57. Press `recall pattern` followed by `2^13 PRBS` and `NO MODIFY`.
58. Repeat the previous three steps on the Error Detector display.
59. Wait for resync to occur. Check that the `Clock Loss`, `Data Loss`, `Sync Loss` and `Errors` alarm messages are not on the display. Resync must occur within 2 seconds of completing *step 58*.
60. Invert the first bit of the Error Detector `INTERNAL PATT 4`. This gives an error ratio of $1.22e-04$ (1 bit in 8192) which is above the threshold.
61. Ensure that the `errors` and `Sync Loss` alarm messages are displayed and the `ERRORS` and `SYNC LOSS` alarm indicators are lit.

Hewlett-Packard

Tested by:

Model 71600B

Date:

Series System

Serial No:

Operational Verification Test Record

Page No.	Test Description	Result		
		Min	Actual	Max
	PATTERN GENERATOR			
	<i>Clock Input Levels</i>			
3-8	Step 9: Waveform correct (✓) Step 11: Waveform correct (✓)			
	Step 12: Clock Loss alarm present (✓)			
3-9	Step 13: Waveform correct and Clk Loss alarm present (✓)			
	<i>Clock Output Waveforms</i>			
3-12	Step 7: HP 70841A: Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			120 ps 120 ps 15% 15%
3-13	Step 8: HP 70841A: Clock Ampl. 0.5 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			120 ps 120 ps 15% 15%
	Clock Ampl. 2 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			120 ps 120 ps 15% 15%

Operational Verification Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-13	Step 11: HP 70841A: Clock Ampl. 2 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			120 ps 120 ps 15% 15%
3-13	Step 11: Clock Ampl. 1 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot Clock Ampl. 0.5 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			120 ps 120 ps 15% 15% 120 ps 120 ps 15% 15%
3-13	Step 15: HP 70841A: Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			1.3 ns 1.3 ns 15% 15%
3-14	Step 16: HP 70841A: Clock Ampl. 0.5 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot Clock Ampl. 2 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			1.3 ns 1.3 ns 15% 15% 1.3 ns 1.3 ns 15% 15%

Operational Verification Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-14	Step 19: HP 70841A: Clock Ampl. 0.5 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot Clock Ampl. 1 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot Clock Ampl. 2 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			1.3 ns 1.3 ns 15% 15% 1.3 ns 1.3 ns 15% 15% 1.3 ns 1.3 ns 15% 15%
3-14	Step 22: Waveforms 180° out-of-phase (✓)			
3-15	Step 31: Rising edge of pulse correct (✓) <i>Data Output Waveforms</i>			
3-19	Step 10: HP 70841A: Rise Time - 10 to 90% Rise Time - 20 to 80% Fall Time - 10 to 90% Fall Time - 20 to 80% Preshoot Overshoot			120 ps 90 ps 120 ps 90 ps 15% 15%

Operational Verification Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-20	Step 12: HP 70841A: Rise Time - 10 to 90% Rise Time - 20 to 80% Fall Time - 10 to 90% Fall Time - 20 to 80% Preshoot Overshoot			120 ps 90 ps 120 ps 90 ps 15% 15%
3-20	Step 15: HP 70841A: Rise Time - 10 to 90% Rise Time - 20 to 80% Fall Time - 10 to 90% Fall Time - 20 to 80% Preshoot Overshoot			120 ps 90 ps 120 ps 90 ps 15% 15%
3-21	Step 19: HP 70841A: Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			150 ps 150 ps 15% 15%
3-21	Step 20: HP 70841A: Clock Ampl. 0.5 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot Clock Ampl. 2 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			150 ps 150 ps 15% 15% 150 ns 150 ns 15% 15%

Operational Verification Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-21	Step 23: HP 70841A: Clock Ampl. 0.5 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot Clock Ampl. 2 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			150 ps 150 ps 15% 15% 150 ps 150 ps 15% 15%
3-21	Step 26: Waveforms 180° out-of-phase (✓)			
	<i>PRBS 2ⁿ-1 Pattern Length</i>			
3-28	Step 5: 2 ⁷ -1 2 ¹⁰ -1 2 ¹⁵ -1 2 ²³ -1	4095.9 4095.9 131071.9 33554431.9		4096.1 4096.1 131072.1 33554432.1
3-28	Step 8: 2 ⁷ -1 2 ¹⁰ -1 2 ¹⁵ -1 2 ²³ -1	16255.9 16367.9 524271.9 34217711.9		16256.1 16368.1 524272.1 34217712.1
	Step 9: 2 ⁷ -1 2 ¹⁰ -1 2 ¹⁵ -1 2 ²³ -1	16255.9 16367.9 524271.9 34217711.9		16256.1 16368.1 524272.1 34217712.1
	Step 17: 2 ⁷ -1	16255.9		16256.1
	Step 21: 2 ¹⁰ -1	16367.5		16368.5

Operational Verification Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
	ERROR DETECTOR			
	<i>Clock Input Levels</i>			
3-61	Step 7: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 8: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 10: Clk Loss alarm present (✓)			
	Step 13: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	<i>PRBS 2ⁿ Pattern Synchronization, Error Detect and Memory Backup</i>			
3-67	Step 5: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
3-68	Step 7: No Clk Loss, Data Loss, Sync Loss or Errors alarms present with the following PRBS: 2 ¹⁰ MARKDEN (✓) 2 ¹¹ MARKDEN (✓) 2 ¹³ MARKDEN (✓)			
	Step 12: Error count is 1 (✓)			
	Step 13: Error count increments by 1 and audible beep sounds each time the key is pressed (✓)			

Operational Verification Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-68	<p>Step 15: Error count increments by 1 and audible beep sounds each time the key is pressed at the following PRBS: 2¹¹ MARKDEN (✓) 2¹⁰ MARKDEN (✓) 2⁷ MARKDEN (✓)</p> <p>Step 16: Maximum module frequency: Error count increments by 1 and audible beep sounds each time the key is pressed at the following PRBS: 2⁷ MARKDEN (✓) 2¹⁰ MARKDEN (✓) 2¹¹ MARKDEN (✓) 2¹³ MARKDEN (✓)</p>			
3-68	Step 20: Errors alarm present (✓)			
3-69	<p>Step 23: Typical error ratio correct (✓) Typical delta error ratio correct (✓)</p> <p>Step 24: Typical error ratio and delta error ratio correct at the following PRBS: 2¹⁰ MARKDEN (✓) 2¹¹ MARKDEN (✓) 2¹³ MARKDEN (✓)</p> <p>Step 26: Typical error ratio and delta error ratio correct at the following PRBS: 2⁷ MARKDEN (✓) 2¹⁰ MARKDEN (✓) 2¹¹ MARKDEN (✓) 2¹³ MARKDEN (✓)</p>			

Operational Verification Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-69	Step 29: Time/date correct (✓)			
	Step 30: Power Loss Second displayed (✓)			
	<i>Error Output Waveform and Data Input Delay</i>			
3-84	Step 4: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
3-85	Step 10: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 12: Errors alarm indicated and displayed (✓)			
3-85	Step 15: Typical error ratio correct (✓)			
3-86	Step 18: Typical Pulse Amplitude correct (✓)			
	Typical Pulse Width correct (✓)			
	Step 22: Sync lost and regained as delay is reduced (✓)			

Hewlett-Packard Model 71600B Series System

Location: Serial No.:
 Temperature: Tested by:
 Humidity: Certified by:
Date:

Performance Test Record

Page No.	Test Description	Result		
		Min	Actual	Max
	PATTERN GENERATOR			
	<i>Clock Input Levels</i>			
3-8	Step 9: Waveform correct (✓)			
	Step 11: Waveform correct (✓)			
	Step 12: Clock Loss alarm present (✓)			
3-9	Step 13: Waveform correct and Clk Loss alarm present (✓)			
	<i>Clock Output Waveforms</i>			
3-12	Step 7: HP 70841A:			
	Rise Time - 10 to 90%			120 ps
	Fall Time - 10 to 90%			120 ps
	Preshoot			15%
	Overshoot			15%
3-13	Step 8: HP 70841A:			
	Clock Ampl. 0.5 V:			
	Waveform correct (✓)			
	Rise Time - 10 to 90%			120 ps
	Fall Time - 10 to 90%			120 ps
	Preshoot			15%
	Overshoot			15%
	Clock Ampl. 2 V:			
	Waveform correct (✓)			
	Rise Time - 10 to 90%			120 ps
	Fall Time - 10 to 90%			120 ps
	Preshoot			15%
	Overshoot			15%

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-13	Step 11: HP 70841A: Clock Ampl. 2 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			120 ps 120 ps 15% 15%
3-13	Step 11: Clock Ampl. 1 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot Clock Ampl. 0.5 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			120 ps 120 ps 15% 15% 120 ps 120 ps 15% 15%
3-13	Step 15: HP 70841A: Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			1.3 ns 1.3 ns 15% 15%
3-14	Step 16: HP 70841A: Clock Ampl. 0.5 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot Clock Ampl. 2 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			1.3 ns 1.3 ns 15% 15% 1.3 ns 1.3 ns 15% 15%

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-14	Step 19: HP 70841A: Clock Ampl. 0.5 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot Clock Ampl. 1 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot Clock Ampl. 2 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			1.3 ns 1.3 ns 15% 15% 1.3 ns 1.3 ns 15% 15% 1.3 ns 1.3 ns 15% 15%
3-14	Step 22: Waveforms 180° out-of-phase (✓)			
3-15	Step 31: Rising edge of pulse correct (✓)			
	<i>Data Output Waveforms</i>			
3-19	Step 10: HP 70841A: Rise Time - 10 to 90% Rise Time - 20 to 80% Fall Time - 10 to 90% Fall Time - 20 to 80% Preshoot Overshoot			120 ps 90 ps 120 ps 90 ps 15% 15%

Performance Test Record (continued)

Page No.	Test Description	Result			
		Min	Actual	Max	
3-20	Step 12: HP 70841A: Rise Time - 10 to 90% Rise Time - 20 to 80% Fall Time - 10 to 90% Fall Time - 20 to 80% Preshoot Overshoot			120 ps	
				90 ps	
				120 ps	
				90 ps	
				15%	
				15%	
		Step 15: HP 70841A: Rise Time - 10 to 90% Rise Time - 20 to 80% Fall Time - 10 to 90% Fall Time - 20 to 80% Preshoot Overshoot			120 ps
				90 ps	
				120 ps	
				90 ps	
				15%	
				15%	
	3-21		Step 19: HP 70841A: Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot		
					150 ps
				15%	
				15%	
3-21	Step 20: HP 70841A: Clock Ampl. 0.5 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			150 ps	
				150 ps	
				15%	
				15%	
		Clock Ampl. 2 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			150 ps
					150 ps
					15%
					15%

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-21	Step 23: HP 70841A: Clock Ampl. 0.5 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot Clock Ampl. 2 V: Waveform correct (✓) Rise Time - 10 to 90% Fall Time - 10 to 90% Preshoot Overshoot			150 ps 150 ps 15% 15% 150 ps 150 ps 15% 15%
3-21	Step 26: Waveforms 180° out-of-phase (✓) <i>Trigger Output and Data Output Intrinsic Jitter</i>			
3-24	Step 9: 32 pulses (✓)			
3-24	Step 11: Pulse Amplitude correct (✓) Pulse Width correct (✓) HP 70841A:			
3-26	Step 18.vii Intrinsic Jitter Step 19: Intrinsic Jitter			15 ps 15 ps
3-28	<i>PRBS 2ⁿ-1 Pattern Length</i> Step 5: 2 ⁷ -1 2 ¹⁰ -1 2 ¹⁵ -1 2 ²³ -1 Step 8: 2 ⁷ -1 2 ¹⁰ -1 2 ¹⁵ -1 2 ²³ -1	4095.9 4095.9 131071.9 33554431.9 16255.9 16367.9 524271.9 34217711.9		4096.1 4096.1 131072.1 33554432.1 16256.1 16368.1 524272.1 34217712.1

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-29	Step 9	2 ⁷ -1	16255.9	16256.1
		2 ¹⁰ -1	16367.9	16368.1
		2 ¹⁵ -1	524271.9	524272.1
		2 ²³ -1	34217711.9	34217712.1
	Step 17:	2 ⁷ -1	16255.9	16256.1
	Step 21:	2 ¹⁰ -1	16367.5	16368.5
3-31	<i>PRBS 2ⁿ Variable Mark Density</i>			
	Step 5:	2 ⁷ MARKDEN with mark density ratio:		
		1/8	15.9	16.1
		1/4	31.9	32.1
3-31	Step 5:	1/2	31.9	32.1
		3/4	15.9	16.1
		7/8	7.9	8.1
		2 ¹⁰ MARKDEN with mark density ratio:		
		1/8	111.9	112.1
		1/4	191.9	192.1
		1/2	255.9	256.1
		3/4	191.9	192.1
		7/8	111.9	112.1
		2 ¹¹ MARKDEN with mark density ratio:		
		1/8	223.9	224.1
		1/4	383.9	384.1
		1/2	511.9	512.1
		3/4	383.9	384.1
	7/8	223.9	224.1	
	2 ¹³ MARKDEN with mark density ratio:			
	1/8	895.9	896.1	
	1/4	1535.9	1536.1	
	1/2	2047.9	2048.1	
	3/4	1535.9	1536.1	
	7/8	895.9	896.1	

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-32	Step 8:	2 ⁷	127.9	128.1
		2 ¹⁰	1023.9	1024.1
		2 ¹¹	2047.9	2048.1
		2 ¹³	8191.9	8192.1
	Step 10:	2 ⁷	127.9	128.1
		2 ¹⁰	1023.9	1024.1
		2 ¹¹	2047.9	2048.1
		2 ¹³	8191.9	8192.1
3-32	Step 17:	Ratio	127.9	128.1
3-33	Step 18:	2 ¹⁰	1023.9	1024.1
		2 ¹¹	2047.9	2048.1
		2 ¹³	8191.9	8192.1
3-35	<i>PRBS Zero Substitution</i>			
	Step 5:	2 ⁷ ZEROSUB with longest run of zeros:		
		7 to 11	31.9	32.1
		24 to 29	27.9	28.1
		40 to 43	23.9	24.1
		55 to 59	19.9	20.1
		72 to 74	15.9	16.1
		83 to 87	11.9	12.1
		99 to 100	7.9	8.1
		114 to 115	3.9	4.1
		120 to 127	0.9	1.1
	2 ¹⁰ ZEROSUB with longest run of zeros:	10 to 15	255.9	256.1
		161 to 162	219.9	220.1
		320 to 322	179.9	180.1
		471 to 473	139.9	140.1
		637 to 640	99.9	100.1
		783 to 789	59.9	60.1

Performance Test Record (continued)

Page No.	Test Description	Result			
		Min	Actual	Max	
3-35	Step 5: 925 to 927	19.9		20.1	
	1022 to 1023	0.9		1.1	
3-35	2 ¹¹ ZEROSUB longest run of zeros:				
	11 to 18	511.9		512.1	
	237 to 239	449.9		450.1	
	636 to 643	349.9		350.1	
	1065 to 1073	249.9		250.1	
	1463 to 1466	149.9		150.1	
	1854 to 1855	49.9		50.1	
	2038 to 2039	4.9		5.1	
	2046 to 2047	0.9		1.1	
	2 ¹³ ZEROSUB longest run of zeros:				
	13 to 20	2047.9		2048.1	
	1833 to 1836	1599.9		1600.1	
	3365 to 3368	1199.9		1200.1	
	4946 to 4949	799.9		800.1	
	6616 to 6617	399.9		400.1	
	7795 to 7796	99.9		100.1	
	8148 to 8152	9.9		10.1	
	8188 to 8191	0.9		1.1	
	3-38	<i>Err Add</i>			
		Step 11: Reading increments by 1 (✓)			
Step 12: Frequency 1 GHz: Reading increments by 1 (✓)					
3-39	Step 16: Reading	31249.9		31250.1	
	Step 17: Error Add Rate				
3-39	1e -3	31.15		31.35	
	1e -4	312.4		312.6	
	1e -5	3124.9		3125.1	
	1e -7	312499.9		312500.1	
	1e -8	3124999.9		3125000.1	
	1e -9	31249999.9		31250000.1	

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-39	Step 18: Reading at 1 GHz Error Add Rate 1e -3 1e -4 1e -5 1e -7 1e -8 1e -9	31.15 312.4 3124.9 312499.9 3124999.9 31249999.9		31.35 312.6 3125.1 312500.1 3125000.1 31250000.1
	<i>User Selectable Patterns and Memory Backup</i>			
3-42	Step 7: Waveforms correct (✓)			
3-43	Step 9: Waveforms correct (✓)			
3-44	Step 11: Waveforms correct (✓) Step 13: DC level good (✓)			
3-45	Step 17: INTERNL PATT 1 INTERNL PATT 2 INTERNL PATT 3 INTERNL PATT 4 - DC no reading (✓)	159.9 2.9 4063.9		160.1 3.1 4064.1
	Step 21: INTERNL PATT 1 INTERNL PATT 2 INTERNL PATT 3 INTERNL PATT 4 - DC no reading (✓)	159.9 2.9 4063.9		160.1 3.1 4064.1
	Step 24: INTERNL PATT 1 INTERNL PATT 2 INTERNL PATT 3 INTERNL PATT 4 - DC no reading (✓)	159.9 2.9 4063.9		160.1 3.1 4064.1

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-47	<i>Disc Drive Test</i> Pattern Save display correct		✓	
3-48	Pattern Retrieve display correct		✓	
	<i>Auxiliary Input Test</i>			
3-51	Step 7: Pulse able to inhibit PRBS at <i>DATA OUT</i> port (✓)			
3-52	Step 8: Pulse able to inhibit PRBS at <i>DATA OUT</i> port at each of the following frequencies: 499 MHz (✓) 500 MHz (✓) 1 GHz (✓) 3 GHz (✓)			
3-52	Step 14: Correct reading (✓)	0.9		1.1
4-53	Step 15: Correct reading at the following frequencies: 499 MHz (✓) 500 MHz (✓) 1 GHz (✓) 3 GHz (✓)	0.9 0.9 0.9 0.9		1.1 1.1 1.1 1.1

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
	ERROR DETECTOR			
	<i>Clock Input Levels</i>			
3-61	Step 7: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 8: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 10: Clk Loss alarm present (✓)			
	Step 13: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	<i>PRBS 2ⁿ-1 Pattern Synchronization, Error Detect and Audible Beep</i>			
3-63	Step 4: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 6: No Clk Loss, Data Loss, Sync Loss or Errors alarms present at each of the following PRBS: 2 ³¹ -1(✓) 2 ¹⁵ -1(✓) 2 ¹⁰ -1(✓) 2 ⁷ -1(✓)			
3-64	Step 12: Audible beep heard (✓)			
	Step 13: Error count is 1 (✓)			

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-64	Step 14: Audible beep sounds and the error count increments by 1 each time the key is pressed (√)			
	Step 16: Audible beep sounds and error count increments with each of the following PRBS settings: 2 ¹⁰ -1 (√) 2 ¹⁵ -1 (√) 2 ²³ -1 (√) 2 ³¹ -1(√)			
	Step 17: Maximum module frequency: Audible beep sounds and error count increments at each of the following PRBS: 2 ⁷ -1 (√) 2 ¹⁰ -1 (√) 2 ¹⁵ -1 (√) 2 ²³ -1 (√) 2 ³¹ -1 (√)			
	Step 21: Errors alarm present (√)			
3-65	Step 24: Typical error ratio correct (√)			
	Step 25: Typical error ratio and delta error ratio correct with the following PRBS: 2 ²³ -1(√) 2 ¹⁵ -1 (√) 2 ¹⁰ -1 (√) 2 ⁷ -1 (√)			

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-65	<p>Step 27: Error ratio and delta error ratio correct at 3 GHz with the following PRBS:</p> <p>Step 27: 2³¹-1 (✓) 2²³-1 (✓) 2¹⁵-1 (✓) 2¹⁰-1 (✓) 2⁷-1 (✓)</p> <p><i>PRBS 2ⁿ Pattern Synchronization, Error Detect and Memory Backup</i></p>			
3-67	<p>Step 5: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)</p>			
3-68	<p>Step 7: No Clk Loss, Data Loss, Sync Loss or Errors alarms present at each of the following PRBS: 2¹⁰ MARKDEN (✓) 2¹¹ MARKDEN (✓) 2¹³ MARKDEN (✓)</p> <p>Step 12: Error count is 1 (✓)</p> <p>Step 13: Error count increments by 1 and audible beep sounds each time the key is pressed (✓)</p> <p>Step 15: Error count increments by 1 and audible beep sounds each time the key is pressed at the following PRBS: 2¹¹ MARKDEN (✓) 2¹⁰ MARKDEN (✓) 2⁷ MARKDEN (✓)</p>			

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-68	Step 16: Maximum module frequency: Error count increments by 1 and audible beep sounds each time the key is pressed at the following PRBS: 2 ⁷ MARKDEN (✓) 2 ¹⁰ MARKDEN (✓) 2 ¹¹ MARKDEN (✓) 2 ¹³ MARKDEN (✓) Step 20: Errors alarm present (✓)			
3-69	Step 23: Typical error ratio correct (✓) Typical delta error ratio correct (✓) Step 24: Typical Error ratio and delta error ratio correct at the following PRBS: 2 ¹⁰ MARKDEN (✓) 2 ¹¹ MARKDEN (✓) 2 ¹³ MARKDEN (✓) Step 26: Typical Error ratio and delta error ratio correct at the following PRBS: 2 ⁷ MARKDEN (✓) 2 ¹⁰ MARKDEN (✓) 2 ¹¹ MARKDEN (✓) 2 ¹³ MARKDEN (✓)			
3-69	Step 29: Time/date correct (✓) Step 30: Power Loss Second displayed(✓)			

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-71	<p><i>PRBS 2ⁿ Pattern with Variable Mark Density</i></p> <p>Step 5: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)</p> <p>Step 8: Sync Loss and Errors alarms present (✓)</p> <p>Step 11: No Sync Loss or Errors alarms (✓)</p>			
3-72	<p>Step 16: Error count increments by 1 (✓)</p> <p>Step 17: Error count increments by 1 and Errors Alarm flashes each time the key is pressed (✓)</p> <p>Step 19: Error count increments and the Errors Alarm flashes each time the key is pressed at the following mark densities: 1/4 (✓) 3/4 (✓) 7/8 (✓)</p> <p>Step 20: Error count increments and the Errors Alarm flashes each time the key is pressed when the</p>			
3-72	<p>Step 20: PRBS and mark densities are as following:</p>			

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-72	<p>2¹⁰ MARKDEN: 1/8 (✓) 1/4 (✓) 3/4 (✓) 7/8 (✓)</p> <p>2¹¹ MARKDEN: 1/8 (✓) 1/4 (✓) 3/4 (✓) 7/8 (✓)</p> <p>2¹³ MARKDEN: 1/8 (✓) 1/4 (✓) 3/4 (✓) 7/8 (✓)</p>			
3-72	<p>Step 22: Maximum module frequency: Error count increments and the Errors alarm flashes each time the key is pressed when the PRBS and mark densities are as following: 2¹⁰ MARKDEN: 1/8 (✓) 1/4 (✓) 3/4 (✓) 7/8 (✓)</p> <p>2¹¹ MARKDEN: 1/8 (✓) 1/4 (✓) 3/4 (✓) 7/8 (✓)</p>			
3-72	<p>Step 22: 2¹³ MARKDEN: 1/8 (✓) 1/4 (✓) 3/4 (✓) 7/8 (✓)</p>			

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-74	<p><i>PRBS 2ⁿ Pattern with Zero Substitution</i></p> <p>Step 5: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)</p>			
3-75	<p>Step 8: No Clk Loss, Data Loss, Sync Loss or Errors alarms present and that the resync times are as follows:</p> <p>Resync time for 2⁷ ZEROSUB with the following longest run of zeros; 7, 20, 40, 80, 84, 89 and 90</p> <p>Resync time 2¹⁰ ZEROSUB with the following longest run of zeros; 10, 200, 400, 600, 750, 794 and 795</p> <p>Resync time for 2¹¹ ZEROSUB with the following longest run of zeros; 11, 400, 800, 1200, 1550, 1599 and 1600</p>			2 s
3-75	<p>Step 8: Resync time 2¹³ ZEROSUB with the following longest run of zeros; 13, 2400, 5600, 6398 and 6400</p>			2 s
3-75	<p>Step 9: No Clk Loss, Data Loss, Sync Loss or Errors alarms present and that the resync times at the maximum module frequency is as follows:</p>			

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-75	Resync time for 2 ⁷ ZEROSUB with the following longest run of zeros; 7, 20, 40, 80, 84, 89 and 90			2 s
	Resync time 2 ¹⁰ ZEROSUB with the following longest run of zeros; 10, 200, 400, 600, 750, 794 and 795			2 s
	Resync time for 2 ¹¹ ZEROSUB with the following longest run of zeros; 11, 400, 800, 1200, 1550, 1599 and 1600			2 s
3-75	Step 9: Resync time 2 ¹³ ZEROSUB with the following longest run of zeros; 13, 2400, 5600, 6398 and 6400			2 s
3-78	<i>User Selectable Pattern Synchronization and Error Detect</i>			
	Step 6:	No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)		
	Step 7:	No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)		
	Step 12:	Error count is 1 (✓)		
	Step 13:	Error count increments by 1 and Errors Alarm flashes each time the key is pressed (✓)		

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-78	Step 15: Error count increments by 1 and Errors Alarms flashes each time the key is pressed with the frequency set to the maximum module frequency (✓)			
	Step 17: Error count increments by 1 and Errors Alarms flashes each time the key is pressed with the frequency and PRBS set as follows: Minimum module frequency: INTERNAL PATT 2 (✓) INTERNAL PATT 3 (✓) INTERNAL PATT 4 (✓) Maximum module frequency: INTERNAL PATT 2 (✓) INTERNAL PATT 3 (✓) INTERNAL PATT 4 (✓)			

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-81	<i>Data Input Range (Automatic 0/1 Threshold)</i>			
	Step 11: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 12: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 13: No Clk Loss, Data Loss, Sync Loss or Errors alarms present			
3-82	Step 16: No Clk Loss, Data Loss, Sync Loss or Errors alarms present with DATA AMPLITUDE and DATA HI LEVEL set as follows:			
3-82	Step 16:			
	Data Ampl Data Hi			
	500 mV 1 V (✓)			
	500 mV -2.5 V(✓)			
	2 V 1 V (✓)			
	2 V -1 V (✓)			
3-82	Step 21: No Clk Loss, Data Loss, Sync Loss or Errors alarms present with DATA AMPLITUDE and DATA HI LEVEL set as follows:			
	Data Ampl Data Hi			
	500 mV 0V (✓)			
	500 mV -2.5 V (✓)			
	2 V 0 V (✓)			
	2 V -1 V (✓)			

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-84	<i>Error Output Waveform and Data Input Delay</i>			
	Step 4: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
3-85	Step 10: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 12: Errors alarm indicated and displayed (✓)			
	Step 15: Typical Error ratio correct (✓)			
3-86	Step 18: Typical Pulse Amplitude correct (✓) Typical Pulse Width correct (✓)			
	Step 22: Sync lost and regained as delay is reduced (✓)			
3-88	<i>Data Input Invert</i>			
	Step 5: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 11: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 15: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 17: Sync Loss and Errors alarms present (✓)			

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-89	Step 20: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 22: Sync Loss and Errors alarms present (✓)			
3-89	Step 26: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	<i>Pattern Synchronization Threshold</i>			
3-91	Step 5: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Step 10: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
3-92	Step 13: Sync Loss and Errors alarms present (✓)			
	Step 15: No Sync Loss alarm present (✓)			
	Step 19: Typical Error ratio correct (✓)			
	Step 26: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
3-93	Step 28: Sync Loss and Errors alarms present (✓)			
	Step 30: No Sync Loss alarm (✓)			

Performance Test Record (continued)

Page No.	Test Description	Result		
		Min	Actual	Max
3-93	Step 32: Typical Error ratio correct (✓)			
3-93	Step 35: Sync Loss and Errors alarms present (✓)			
	Step 37: Sync Loss and Errors alarms present (✓)			
	Step 39: No Sync Loss and Errors alarms present (✓)			
3-94	Step 47: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Resync time			2.0 secs
	Step 49: Sync Loss and Errors alarms present (✓)			
	Step 51: No Sync Loss alarm present (✓)			
	Step 53: Typical Error ratio correct (✓)			
	Step 59: No Clk Loss, Data Loss, Sync Loss or Errors alarms present (✓)			
	Resync time			2.0 secs
3-94	Step 61: Sync Loss and Errors alarms present (✓)			

Adjustments

Adjustments

Introduction

The information given in this chapter allows a limited number of adjustments to be made to both the pattern generator and error detector. To perform the full adjustment procedure (for example if the NVM RAM contents of the A3 assembly are lost) it will be necessary to send the instrument to a Hewlett-Packard regional service centre.

Caution



The following adjustments require access to the interior of the pattern generator and error detector. Any adjustment, maintenance and repair of the opened instrument should only be carried out by a skilled person who is aware of the hazard involved.

Refer to chapter 5 for information on gaining access to the interior of the instrument.

Pattern Generator Adjustments

Reference Settings

Set the pattern generator to its reference settings by using the **INSTR PRESET** key. Refer to Appendix A in the HP 71600B Operating and Programming manual for a list of reference settings.

Equipment Required

The following equipment is required to complete the adjustment procedures.

Table 4-1. Equipment Required

Digital Oscilloscope	HP 54120T
Power Meter	HP 437B
Power Meter Sensor	HP 8482A
Digital Multimeter	HP 3457A
RF Accessory Kit	HP 15680A
Power Splitter	HP 11667A (option 001)
Synthesizer	HP 70322A
Extender	HP 70013

Pattern Generator Clock Input AGC

1. Connect the equipment as shown in Figure 4-1




Figure 4-1. Clock AGC Power Measurement

2. Set the synthesizer frequency to 1GHz and amplitude to -8dBm.
3. Adjust A5 R21 (AGC level) clockwise until the HP 70004A display indicates CLOCK LOSS (R21 is the only adjustable resistor on A5).
4. Carefully re-adjust A5 R21 anticlockwise until the CLOCK LOSS flag just goes off.
Verify the following:- Power level at AGC output -2 dBm.
5. Change the synthesizer frequency to 3GHz and verify the following:-
 - (a) The CLOCK LOSS flag on the HP 70004A display is OFF.
 - (b) Power level at AGC output is -4 dBm.
6. Change the synthesizer output amplitude to -5dBm
7. Ensure that the CLOCK LOSS flag comes on.
8. Re-connect the equipment as shown in Figure 4-2.

4-2 Adjustments

9. Disconnect W6 from A42, J7 and connect the oscilloscope at J7.




Figure 4-2. Clock AGC Waveform Measurement Equipment Hook-up.

10. In Figure 4-3, A42 is shown as viewed from the front left of the pattern generator.




Figure 4-3. A42 Component Location

11. Set the synthesizer frequency to 100 MHz and amplitude to +10 dBm.
12. On the oscilloscope press **Measure**, **Duty Cycle** and verify the following:
 - a. Duty Cycle = 50% \pm 5%
 - b. The waveform is a sinewave.
13. Re-connect W6 to J7 on A42.

Clock Driver Adjustments.

DC Adjustments.

Figure 4-4 illustrates the location of the adjustable components on A4.




Figure 4-4. Clock Driver Adjustments Location

To adjust the clock driver DC conditions, proceed as follows:-

1. Connect the DMM to TP14 (SENS 1) on the A4 assembly.
2. Adjust R127 to give a reading of $+2V \pm 10mV$ on the DMM.
3. Connect the DMM to TP 15 (SENS 2)
4. Adjust R132 to give a reading of $+2V \pm 10mV$ on the DMM.
5. Connect the DMM to TP 16 (SENS 3).
6. Adjust R137 to give a reading of $+2V \pm 10mV$ on the DMM.
7. Connect the DMM to TP 17 (SENS 4).
8. Adjust R141 to give a reading of $+2V \pm 10mV$ on the DMM.

Waveform Adjustment.

To adjust the Clock Driver waveform, connect the equipment as shown in Figure 4-5 and proceed as follows:-




Figure 4-5. Clock Driver Waveform Adjustment Equipment Hook-up

Figure 4-6 illustrates the location of J7 on the A6 assembly as viewed from the front right of the pattern generator.




Figure 4-6. A6 Connectors Location

1. Set the synthesizer frequency to 3GHz and the output amplitude to 0 dBm.
2. Set the Trigger Mode on the pattern generator to CLK/32.
3. Remove W14 and connect the oscilloscope to J7 on A6 (clock driver retimer output).
4. Press **Autoscale** on the oscilloscope.
5. Change the oscilloscope settings to:-

Table 4-2. Oscilloscope Settings

Display mode	Persistence=0.3 secs.
Timebase	100 ps/div
Channels	Chan 1
Sensitivity	30 mV/div
Offset	0 mV

6. Adjust A4 R141 to give an amplitude on the oscilloscope of >1V peak to peak. The waveform should be a sinewave.
7. Reconnect W14 to J7 on A6.

Error Detector Adjustments

Reference settings

Set the error detector to its reference settings by using the **INSTR. PRESET** key. Refer to Appendix A in the HP 71600B Operating and Programming manual for a list of reference settings.

Equipment Required

See the list given for the pattern generator at the start of this chapter.

Clock Loss Adjustment

Connect the equipment as shown in Figure 4-7 and proceed as follows:-




Figure 4-7. Clock Loss Adjustment Instrument Hook-up

1. Set the synthesizer output frequency to 3 GHz and amplitude to -8 dBm.
2. Adjust A5 R30 clockwise until **CLOCK LOSS** is flagged on the HP 70004A display.
3. Carefully adjust R30 in an anticlockwise direction until the **CLOCK LOSS** flag just disappears.
4. Set the synthesizer output amplitude to -10 dBm
5. Check that **CLOCK LOSS** is flagged on the HP 70004A display, and that the UUT front panel clock loss LED is on.
6. Set the synthesizer output amplitude to -8 dBm
7. Check that the **CLOCK LOSS** flag is off, and that the UUT front panel clock loss LED is off.

Clock Driver Adjust.

DC Adjustments

Figure 4-8 illustrates the location of the adjustable components on A4.




Figure 4-8. Clock Driver Adjustable Components

1. Connect the DMM to TP12 (SENS 1) and adjust A4 R15 to give a reading of $2V \pm 10mV$ on the DMM.
2. Connect the DMM to TP13 (SENS 2) and adjust A4 R20 to give a reading of $2V \pm 10mV$ on the DMM.
3. Connect the DMM to TP14 (SENS 3) and adjust A4 R25 to give a reading of $2V \pm 10mV$ on the DMM.
4. Connect the DMM to TP15 (SENS 4) and adjust A4 R30 to give a reading of $2V \pm 10mV$ on the DMM.

Waveform Adjustment

Connect the equipment as shown in Figure 4-9.




Figure 4-9. Error Detector Clock Driver Equipment Hook-up

1. Set the synthesizer frequency to 3GHz and output amplitude to 0 dBm.
2. Disconnect the termination from J5 on A6 and connect the oscilloscope to J5.
3. Press **Autoscale** on the oscilloscope.
4. Change the oscilloscope settings to the following:

Table 4-3. Oscilloscope Settings

TRIGGER	HF SENS ON
Display Mode	Persistence 0.3s
Timebase	100ps/Div
Channels	CHAN 1 30mV/Div

5. Adjust A4 R30 to give an amplitude of ≥ 1 V p-p on the oscilloscope.
6. Set the synthesizer frequency to 1GHz and adjust A4, R30 to give minimum overshoot on the waveform.
7. If there is insufficient on A4, R30 to minimise overshoot then adjust A4, R25 to achieve this.

General Troubleshooting

If the HP 71600B Series System Verification, Operational Verification or Full Performance Tests cannot be completed successfully even after carrying out Chapter 4 Adjustments then it is likely there is a fault in one or more System elements. The aim of this Chapter is to help you find and repair any fault in an HP 71600B System fitted with the following elements;

- HP 70001A Mainframe
- HP 70004A Display
- HP 70841B Pattern Generator Module
- HP 70842B Error Detector Module
- HP 70311A Clock Source Module

Troubleshooting Levels

There are three troubleshooting levels;

Element Level The fault is isolated to one of the above System elements. Once identified, the faulty element can be replaced or repaired. Element level troubleshooting is covered on pages 5-4 to 5-8.


Assembly Level The fault is isolated to an assembly within the Pattern Generator or Error Detector Module. Assembly level troubleshooting is provided in pages 5-13 to 5-27.

Recommended Test Equipment

Equipment required for troubleshooting is listed on page 3-3. Other equipment may be substituted if it meets or exceeds the critical specifications listed in the table.

Recommended Test Setup

The equipment should be connected as shown;



Note : All unused Pattern Generator and Error Detector parts must be terminated in 50 Ω .

The HP 15680A RF Accessory Kit contains the 50 Ω terminations.

Safety Considerations

Before applying power or removing any covers, review the following warnings and cautions. Also review the warning page at the front of this manual.

Warning



These servicing instructions are for use by service trained personnel only. To avoid electrical shock, do not perform any servicing other than that contained in the operating instructions unless you are qualified to do so.

Caution



1. All System elements contain static sensitive devices which may be damaged as a result of static discharge.
2. To prevent damage, do not disconnect modules or circuit boards while the System is switched on.
3. To avoid contamination of circuit board connectors **DO NOT HANDLE** or **TOUCH** the connector pins.

Power-on Selftests

When the system is first switched on it will automatically perform functional tests on the Display, Mainframe and each module fitted. If any of these checks fails an **Error Indicator** will be lit and an **Error Message** will be available for reporting.

After Service Safety Checks

Visually inspect the interior of System elements for any signs of abnormal internally generated heat, such as discolored printed circuit boards or components, damaged insulation, or evidence of arcing. Determine and remedy the cause of any such conditions. Check the line fuse rating to verify that the correct fuse is installed.

Review the Service Notes for all elements of the HP 71600B Series and ensure that any safety related changes are incorporated.

Anti-Static Precautions

All the printed circuit boards in the HP 71600B Series have components and devices which are susceptible to damage by electrostatic discharge (ESD). To minimize the risks of damage or decreased reliability, the following Service procedures and cautions should be observed;

Static-Free Workstation

All servicing should be carried out at a static-free workstation.

Soldering

When soldering components ensure that the soldering iron is earthed. Always use a metalized solder remover.

Anti-Static Freezer Spray

When attempting to locate temperature related faults, use only an approved anti-static freezer spray.

Anti-Static Products


The following table contains details of anti-static products which are available from Hewlett-Packard.

Anti-Static Products

Product	HP Part No.
Anti-Static workstation	9300-0792
Metalized solder remover	8690-0227
Wrist-Strap and cord	9300-0970

Element Level Troubleshooting Chart

All Element level troubleshooting starts from the Entry Chart below. Use this chart and the information on pages 5-4 to 5-17 to guide you to the faulty element. If this is a Pattern Generator or Error Detector Module and you intend to repair it, proceed to the appropriate assembly level troubleshooting (page 5-18 for the pattern generator and page 5-31 for the error detector).




System Indicators

Each element in the system has indicators to help with problem identification. The following indicators are fitted:

- Error Indicators** These tell the user that there is a failure within the system.
- Error Messages** These appear on the display and perform the same function as the *Error Indicators*.
- Active (ACT) Indicators** These tell the user which element is currently active in the system.
- HP-IB Indicators** These tell the user the current HP-IB status of each element.
- Gating Indicator** This is fitted to the *Error Detector* module and indicates when a BER measurement is in progress.

The following diagram will help you locate the indicators in your system:



Error Indicators

The error indicators and associated troubleshooting information is contained in the following table. Troubleshoot the error indicators in the order given. Refer to Appendix A for a list of MMS errors.

Error Indicator	Location	Meaning	Page
VOLT/TEMP	Mainframe	A low input ac voltage detected or an ambient temperature > 55 °C.	5-7
CURRENT	Mainframe	A high current load on Mainframe power supplies.	5-8
E (flashing)	Display (CRT)	An HP-MSIB problem has been detected at power on. This may affect normal communication between modules (may affect <i>Error Reporting</i>).	5-9
ERR (flashing)	Any module	Same as E (flashing).	
HP-MSIB	Display (front panel)	HP-MSIB problem detected.	
I/O CHECK	Mainframe	HP-MSIB problem detected.	
FAULT	Clock Source	Module faulty - refer to <i>Clock Source Service</i> manual.	
E (steady)	Display (CRT)	A master module or the display has detected an MMS error.	A-1
ERR (steady)	Module or Clock Source	The element has an MMS error condition. If the element is a slave, then the <i>error indicator</i> of the slave and its master will be lit.	
CLK LOSS	Pattern Generator or Error Detector	The module has not detected the incoming clock signal.	5-11
DATA LOSS	Error Detector	The module has not detected the incoming data over a 1 ms gating period.	5-11
SYNC LOSS	Error Detector	The module has been unable to synchronize to the incoming data pattern.	5-12
ERRORS	Error Detector	The module has detected <i>Bit Errors</i> in the incoming data pattern.	5-12

VOLT/TEMP Troubleshooting

The *VOLT/TEMP* indicator on the Mainframe is lit when one of the following conditions occurs:

A low line voltage is applied to the Mainframe.

The ambient temperature inside the Mainframe is $> 55\text{ }^{\circ}\text{C}$.

Use the following procedure to determine the cause of the fault:

1. Power down the system and disconnect the mains power cable from the Mainframe, then check that the Mainframe *VOLTAGE SELECTOR* switch is set correctly:

115 V position for 90 - 132 Vac line input voltage.

230 V position for 198 - 264 Vac line input voltage.

2. Check that the line input voltage is within specification.

Note

If the voltage increases to within the normal operating range, the Mainframe will restart itself.



If the *VOLTAGE SELECTOR* switch and input line voltage are correct, suspect excessive ambient temperature inside the Mainframe.

3. Check that the fan is operating correctly by checking the air flow at the fan-intake openings.

Note

It is recommended that the fan filters be regularly cleaned, as a build up of dust on the filters will reduce the airflow into the Mainframe.



If the temperature decreases to within the normal operating range, the Mainframe will restart itself.

If all the above are good then the Mainframe is faulty, go to the *Mainframe Service Manual* for troubleshooting information.

CURRENT Troubleshooting

The *CURRENT* indicator on the Mainframe is lit when excessive current is detected.

Note The Mainframe will not attempt to restart until the power has been cycled.



Use the following procedure to determine the cause of the fault:

1. Power down your system.
2. Remove any module(s) from the Mainframe.
3. Power on the system.
4. Is the *CURRENT* indicator still lit?

If YES, then the Mainframe is faulty, go to the Mainframe Service Manual for troubleshooting information.

If NO, then suspect the module(s) - go to the pattern generator or error detector assembly level troubleshooting.

HP-MSIB Troubleshooting


An HP-MSIB failure exists if any of the following indicators are lit:

- E (flashing) on the display.
- ERR (flashing) on a module.
- HP-MSIB lit on the Display front panel.
- I/O CHECK lit on the Mainframe front panel.

The flashing *E* and *ERR* only occur at power on. When these occur normal communication between the Display and other elements in the system may be prevented. The cause of this failure must be found before any predictable system operation can take place.

The possible causes of an HP-MSIB failure are as follows:

- Display, Mainframe or Clock Source not powered on
- Poor HP-MSIB cable connection or faulty cable
- Faulty Element (Display, Mainframe or Module)



Use the following procedure to troubleshoot all HP-MSIB error indicators:

1. Isolate all elements in your system as follows:
 - i. Power down your system.
 - ii. Disconnect all HP-MSIB cables.
 - iii. Remove module(s) from the Display and Mainframe (if your system has one).
2. Check the Display as follows:
 - i. Power on the Display.
 - ii. Is there an *E* (flashing or steady) on the display?

If YES, then the Display is faulty.
If NO, power down the Display then go to step iii.
 - iii. Connect a known good HP-MSIB cable between the *IN* and *OUT HP-MSIB* ports on the rear panel of the Display, then power on.
 - iv. Is there an *E* (flashing or steady) on the display?

If YES, then the Display is faulty.
If NO, power down the Display, remove the HP-MSIB cable, then go to step 3
3. Check the pattern generator, error detector and clock source module(s) as follows:
 - i. Plug a module into the Display, then power-on.
 - ii. Is there an *E* flashing on the Display or *ERR* flashing on the module?

If YES, then the module is suspect - go to Assembly Level Troubleshooting Chart on page, or to the clock source service manual if the clock source is suspect.
If NO, power down the Display then repeat step 3 for each module in your system.
If all modules are good, power down the Display then go to step 4.
4. Check the Mainframe as follows:
 - i. Connect known good HP-MSIB cables between the *IN* and *OUT HP-MSIB* ports on the rear panel of the Display and Mainframe (see page 2-13), then power on.
 - ii. Is there an *E* (flashing or steady) on the display, or is the *HP-MSIB* or *I/O CHECK* indicator lit?

If any error indicator is lit, check that the Display and Mainframe are properly powered on and that the HP-MSIB cabling is correct. If these are good, and E is still flashing on the display then the Mainframe is faulty.

Clock Loss Troubleshooting

If the clock frequency shown on the display is incorrect or if the *CLK LOSS* indicator is lit on either the *Error Detector* or *Pattern Generator* module, suspect that one of the following is faulty:

Clock Source module.

Cable connecting Clock Source module *CLOCK OUT* port to *CLOCK IN* port on module(s)
Module(s)

Note



The *CLK LOSS* indicator will be lit if the clock signal into the particular module is typically < -10 dBm.

If your system is an *Error Performance Analyzer* and the *CLK LOSS* indicator is lit on both the *Error Detector* and *Pattern Generator* modules, suspect the Clock Source or one of the cables. If only one indicator is lit, then suspect the cables or the module.

If your system is a *Pattern Generator* - suspect the cables or modules.

To troubleshoot both systems first check the output of the Clock Source then use known good cables - if still faulty then the module is suspect - Go to *pattern generator assembly level troubleshooting* on page 5-18.

Clock Source Output

Access the Clock Source setup on the Display (see the clock source Operating Manual), check that the Clock Source Output is set to *ON*. Check that the frequency of the Clock source has been set within the range of the system, 100 MHz to 3 GHz for the HP 71603B/HP 71604B. If correct, use an Oscilloscope or Power Meter to check the output level is > -10 dBm. If good, the Clock Source is good.

DATA LOSS Troubleshooting

The *DATA LOSS* indicator is lit on *Error Detector* when no data transitions have been detected over a 1 ms period. Normally, if there is a loss of input signal the *SYNC* and *ERRORS* indicators will be lit. A loss of clock signal may also cause the *DATA LOSS* indicator to light, see *Clock Loss Troubleshooting*.

To troubleshoot the systems first check the data being applied to the *Error Detector* and use known good cables - if still faulty then the module is suspect - Go to the *pattern generator assembly level troubleshooting* on page 5-18.

Note



The Error Detector *DATA IN* port is very sensitive and will trigger on background noise.

SYNC LOSS and ERRORS Troubleshooting

If either of these indicators is lit, check that the Error Performance Analyzer verification procedure has been performed correctly. If good, suspect Clock or Data cabling between modules or a fault in the Pattern Generator or Error Detector module - Go to the *pattern generator or error detector assembly level troubleshooting* on page 5-18 and 5-31.

Communication Troubleshooting

If you are unable to access the module(s) in your system through the Display - no communication between the Display and the module(s) - and there are no error indicators lit, use the following procedure to isolate the fault:

1. Check all modules have been set to valid HP-MSIB addresses, see pages 6-5 to 6-8 of the HP 71600B Installation and Verification manual.
2. Isolate all elements in your system as follows:
 - i. Power down your system.
 - ii. Disconnect all HP-MSIB cables.
 - iii. Remove module(s) from the Display and Mainframe (if your system has one).
3. Check that the Display can access all 31 addresses on *row 0* as follows:
 - i. Power on the Display.
 - ii. Press **DISPLAY** and **Address Map**.
 - iii. Use the front panel control knob to scroll the green rectangle (on the display) along the 31 addresses on *row 0*.

If a red rectangle appears, the Display is faulty.

If you can access the addresses, the Display is good. Power down the Display then proceed.

4. Check the module(s) as follows:
 - i. Plug a module into the Display.
 - ii. Power on the Display.
 - iii. Check that the Display can access all 31 addresses on *row 0*, use the procedure in step 2.

If a red rectangle appears, the module is suspect - Go to the appropriate assembly level troubleshooting

If you can access the addresses, the module is good, power down the Display then repeat step 4 for each module in your system.

If all modules are good, power down the Display, remove the module then proceed.

5. Check the Mainframe as follows:

- i. Connect known good HP-MSIB cables between the *HP-MSIB IN* and *OUT* ports on the rear panel of the Display and Mainframe (see page 2-13).
- ii. Power on the Display and Mainframe.
- iii. Check the Display can access all 31 addresses on *row 0*, use the procedure in step 2.

If a red rectangle appears, the Mainframe is faulty.

If you can access the addresses, the Mainframe is good.

Troubleshooting Preliminaries

The following preliminaries should be observed when troubleshooting to assembly level.

Equipment Required

Equipment required when troubleshooting to assembly level is listed on page 3-3.

Equipment Setup

Equipment should be setup as for **System Verification** on pages 2-15 and 2-16 of the HP 71600B Series Installation and Verification Manual (part no. 71600-90005).

The faulty module should be connected to the display or mainframe via an extender assembly (part no. 70001-60013).

Caution



To avoid overheating components when using the extender assembly, **always** supply cool air across the module, using for example a room fan.

To allow access to assemblies within the module remove the module **Top Cover** as described on the following page.

Access to the Pattern Generator and Error Detector Hardware

Caution



Electrostatic Discharge (ESD) can damage or destroy electronic components. Always use ESD Precautions when performing the following procedures.

1. Switch off the display and mainframe and remove all power cords.
2. Remove all modules from the display and mainframe (see pages 2-21 and 2-22 in the HP 71600B Series Installation and Verification Manual)

Module Top Cover Removal

1. Remove the posidrive screws along the top of the module. There are 7 at the front and 8 at the rear.
2. Remove the posidrive screws which secure the top cover to the module front and rear frames. There are 2 each side at the front and 3 each side at the rear.
3. Loosen **BUT DO NOT REMOVE** the 9 posidrive screws fitted centrally along each side of the module.
4. The top cover can now be carefully lifted clear of the module along with the 4 plastic board spacers.

Removing and Replacing Module Assemblies

When you have isolated the faulty assembly within the module, or when performing troubleshooting, use the following procedures to access and remove them. Reverse the procedure when fitting the new assembly.

A2 Assembly Removal

This board is identified by the two **RED** lever arms at each corner.

1. Disconnect W2 from J5 on the A2 assembly.
2. Disconnect W1P from J1 on A2 which goes to the instrument rear panel.
3. The plug-in A2 board assembly can now be removed vertically from the module using the lever arms.

Caution



Take care when removing the A2 assembly as there is little clearance between the two transformers T1 and T2 on A2 and the A9 assembly.

A3 Assembly Removal

This board is identified by the two **ORANGE** lever arms at each corner.

1. Disconnect W1C and W3 from the A3 assembly.
2. Disconnect the heavy-duty plug-in ribbon cable at the rear of the A2 board assembly.
3. The plug-in A3 board assembly can now be removed vertically from the module using the lever arms.

A4 Assembly Removal

This board is identified by the two **YELLOW** lever arms at each corner.

Note



The A4 assembly is attached to the A6 and A7 assemblies. All three assemblies must be removed together.

1. Unscrew the two small posidrive screws which attach the A6 Hybrid Assembly to the metal plate at front right of Module.
2. Remove W3 from A8 to A3 and W2 from A7 to A2.
3. Unscrew the SMA connectors from the A6 Hybrid assembly using an 5/16AF spanner. (8 for the pattern generator, 4 for the error detector)
4. Raise the A4, A6, A7 assemblies using the yellow lever arms and **carefully** levering the A7 assembly at the Gate Array Heatsink. Remove the coax cables from the A7 gate array to the rear panel if necessary.
5. All three assemblies A4, A6, A7 can now be raised out of the module.

Caution

Take care not to trap the front panel ribbon cable (W3) when removing/replacing the A4, A6 and A7 assemblies.

A6/A7 Removal

A6 and A7 can be removed as a unit from A4 as follows:-

1. Remove the six screws through J3, J4, J5 securing A6 to A4.
2. Remove the two screws through J2 securing A7 to A4.
3. Carefully pull A6 and A7 from A4.

Separating A6 and A7

Separate A6 and A7 as follows:-

1. Remove the two large and two small screws securing A7 to A6 via the white connector.
2. Carefully detach A6 from A7.

Caution

To avoid damage always use a torque spanner set to 1Nm when replacing the SMA connectors on the A6 hybrid.

A5 Assembly Removal

This board is identified by the two **GREEN** lever arms, one at each corner.

Note

The A42 assembly is attached to the A5 assembly. These two assemblies must be removed together.

1. If the module is a pattern generator remove the disc drive ribbon cable W4 from A5 otherwise proceed as follows:
2. Remove the SMA connectors from the A42 assembly. (6 for the pattern generator , 2 for the error detector)
3. Remove the 4 screws securing A4 to the front and rear metal brackets.
4. Withdraw A5 and A42 from the module using the two lever arms.

Caution

Take care when removing this assembly as there is little clearance between A5 and the transformers on A2.

Separating A5 and A42

Separate A5 and A42 by removing the 8 screws through J5, J6, J7, J8 and carefully detach A42 from A5.

Caution



To avoid damage always use a torque spanner set to 1Nm when replacing the SMA connectors on the A42 duroid.

Disc Drive Removal

Remove the disc drive as follows:-

1. Remove the front 8 of 9 screws holding the center locating strip on the disc drive side of the instrument.
2. Remove the screw holding the disc drive bracket at the lower front of the instrument.
3. Raise the center locating strip and remove the disc drive complete with its ribbon cable (W4).

Pattern Generator Troubleshooting

Overview

The basic strategy is to observe the instrument powering up and ensure that no alarm conditions are present (overcurrent or HP-MSIB problems). The instrument then executes a series of self tests including lighting all front panel LEDs for a few seconds before the display becomes visible. Checks are then made by the service technician to check for the presence of clock, trigger and data signals at respective outputs. The **Error IN** and **AUX INPUT** ports are then checked, followed by the floppy disc drive before finally executing the performance tests.

Figure 5-1 gives a block diagram of the pattern generator. A42 is viewed from the front left hand side of the instrument and A6 viewed from the front right hand side. The flow charts given in this section are a pictorial representation of the troubleshooting procedures.




Figure 5-1. Pattern Generator Block Diagram

Equipment Required

- Display HP 70004A
- Mainframe HP 70000
- Clock Source HP 70311A
- HP 70841B Pattern Generator
- RF Accessory Kit HP 15680A
- Extender HP 70013
- Oscilloscope HP 54121T
- Voltmeter HP 3457A

Power On LED Checks




Figure 5-2. Power On LED Flow Chart

Procedure

Connect the equipment as shown below:




Figure 5-3. Power on LED Hook-up

1. Switch the display and mainframe on. If the over current LED, I/O LED and HP MSIB LEDs are off, then proceed to the **Front Panel LED Check** section otherwise continue as follows.
2. If the **CURRENT LED** is off proceed to step 5 otherwise continue as follows. Switch off the display and mainframe and remove W1P from the A2 assembly.
3. Switch on and check the **CURRENT LED**.
4. If the LED is off, proceed to the **Power Rail Troubleshooting** section. If the LED is on, suspect W1 the cable to the rear panel and replace if necessary.

5. If both the I/O LED on the mainframe or the HP MSIB LED on the display are off then proceed to the **Front Panel LED Check** section. Otherwise check all the voltage rails on A2 are as given in the following table.

Table 5-1. Module Supply Voltages

Supply	Minimum Voltage	Maximum Voltage
+5V	+4.90V	+5.12V
-5.2V	-5.30V	-5.10V
-2V	-2.03V	-1.90V
+8V	+7.96V	+8.10V
+10V	+9.90V	+10.04V
+15V	+14.80V	+15.08V
+17V	+16.80V	+17.20V
-15V	-15.20V	-14.80V
+25V	+24.70V	+25.20V
-20V	-20.20V	-19.70V

6. If any voltage rails are out of specification, go to the **Power Rail Troubleshooting** section.
7. If all voltage rails are within specification, then check cable W1C to the rear panel and replace if necessary.
8. If W1C is correct (no short or open circuit) then suspect the A3 assembly.

Front Panel LED Check

Refer to the following flow chart for information on troubleshooting the instrument front panel LEDs.




Figure 5-4. Front Panel LED Flow Chart

Note



Due to the transient nature of the led test, system power will have to be cycled as each measurement is made.

Procedure

1. Cycle the power on the system and observe the pattern generator front panel. All LEDs should be on for a period of 10 seconds and then all should be off, with the possible exception of the **ACT** and **SRQ** LEDs. If these conditions prevail then proceed to the **Display Troubleshooting** section. Otherwise proceed as follows.
2. If all LEDs fail to come on, check the voltage rails on the A2 assembly. If these are incorrect then go to the **Power Rail Troubleshooting** section otherwise proceed as follows.
3. If some LEDs fail to light, check the voltage levels on pins 3 to 13 of the A8 end of W3 are 5V ±0.15V. Use pin 1 (+5V) of W3 as a reference. If the voltage levels are incorrect, then suspect W3 or the A3 assembly. Otherwise suspect A8.
4. If all LEDs remain on after ten seconds then remove W2 from J5 on A2 and check the voltages at J5. If any voltages are incorrect then proceed to the **Power Rail Troubleshooting** section, otherwise suspect W2 or the A7 assembly.
5. If the **CLK Loss** LED is on then refer to the **Clock Circuitry Troubleshooting** section.
6. If the **ERR** LED is flashing, suspect A3 or the MMS connector W1 to the rear panel.
7. If the **ERR** LED is on press **Display** followed by **Report Errors** for further information on the problem.

Display Troubleshooting

Refer to the following flow chart for display troubleshooting information.





Figure 5-5. Display Troubleshooting Flow Chart

After the Front Panel LED check is completed, press the **display** key followed by **Address map**. Use the RPG control and cursor keys to move the green box on the display until it rests on the pattern generator address. Press **Assign both**, the display for the pattern generator should be similar to the following:



1. If no display is present suspect the A3 assembly or MMS connector W1 to the rear panel.
2. If a red **E** is present in the top lefthand corner of the display, press **Display** followed by **Report errors**. The display will give more information on the problem. A full error list together with possible causes is given in Appendix A.
3. If the red **E** on the display or the **ERR** led is flashing, suspect A3 or W1 the MMS cable.

Clock Circuitry Troubleshooting

The following figure show the interconnecting cables between pattern generator assemblies. Note A42 is shown as viewed from the front left hand side of the instrument. A6 is shown as viewed from the instrument front right hand side.




Figure 5-6. Pattern Generator Cabling

The following flow chart gives information on troubleshooting clock circuits.




Figure 5-7. Clock Circuit Flow Chart

Procedure

1. If the **CLK** LED is off proceed to step 3, otherwise disconnect W6 from J7 on A42 and connect the oscilloscope to J7. The clock waveform should be visible on the oscilloscope, if it is not, suspect W5 or HY118.
2. Re-connect W6.
3. If both the **CLK** and $\overline{\text{CLK}}$ signals are correct at the front panel outputs then proceed to the **Trigger Output Troubleshooting** section, otherwise proceed as follows.
4. If both **CLK** and $\overline{\text{CLK}}$ signals are missing or distorted, suspect W6 or HY119.
5. If either **CLK** or $\overline{\text{CLK}}$ are correct then suspect HY119 or W7/W8 as appropriate.

Trigger Output Troubleshooting

Refer to the following flow chart for troubleshooting information.




Figure 5-8. Trigger Output Flow Chart

Procedure

Set the pattern generator to produce a 1010 pattern of length 16 bits. Connect an oscilloscope to the front panel TRIGGER OUT port. The pattern generator trigger output signal is a square wave whose frequency will be the clock frequency divided by an integer in the range 16 to 256. If the signal at the TRIGGER OUTPUT is not as described then proceed to step 1.

1. Disconnect W9 from J2 on A6 and connect the oscilloscope to J2.
2. If the trigger output signal displayed is incorrect, suspect A7 or HY116 on the A6 assembly.
3. If the displayed signal is correct suspect W9.

Data Output Troubleshooting

Refer to the following flow chart for data output troubleshooting information.




Figure 5-9. Data Output Troubleshooting Flow Chart

Procedure

1. If either Data or $\overline{\text{Data}}$ signals are incorrect, suspect the appropriate output cable to the front panel or HY117 on A6. Proceed as follows if both data outputs are incorrect.
2. Disconnect W11 from J6 on A42 and connect an oscilloscope to J6. A 100 mV p-p sinewave at the system clock frequency should be visible. If this signal is incorrect, then suspect HY118, HY143 or HY145 on A42.
3. If the clock signal is correct, reconnect W11 and disconnect W14 at J7 on A6. If the clock signal at the output of J7 is incorrect, suspect HY144 or W1. Otherwise reconnect W14 to J7 and proceed.
4. Disconnect the 50 Ω terminator from J10 on HY116 of A6 and connect the oscilloscope at this point. If the signal (a square wave of 1.2 volts amplitude) is incorrect then suspect HY116 or W12 otherwise reconnect the 50 Ω terminator and proceed as follows.
5. Disconnect W15 and W16 from J3, J5. Connect an oscilloscope to each of these outputs in turn. If the data signal is incorrect at either of these outputs then suspect HY117 on the A6 assembly.

Error Input and Aux Input Troubleshooting

Refer to the following flow chart for help in troubleshooting the Error and Aux inputs.




Figure 5-10. Error and Aux Inputs Flow Chart

Procedure

If either the Error Input or the Aux Input performance tests fail (see chapter 3) then suspect cables W9 or W10, or the A7 assembly.

Disc Drive Troubleshooting

If the disc drive performance tests should fail, but user patterns can be entered and edited via the keyboard and display then the fault lies in A5, W4 or A41 disc drive assembly. Check W4 for short or open circuit and replace if necessary.

Check A41 by substitution with a known good unit. If both W16 and A41 are sound then A5 is suspect.

Checking PSU Supply Rails

Refer to the following flow chart for PSU troubleshooting information.




Figure 5-11. PSU Troubleshooting Flow Chart

Note

These checks are only valid when the mainframe CURRENT led is **not** lit.



1. Connect a DVM set to DC volts to the following test points on the A2 PSU assembly.
2. Check each voltage reading is within the limits shown. All voltage test points are clearly marked along the top of the A2 assembly.

Table 5-2. Module Supply Voltages

Supply	Minimum Voltage	Maximum Voltage
+5V	+4.90V	+5.12V
-5.2V	-5.30V	-5.10V
-2V	-2.03V	-1.90V
+8V	+7.96V	+8.10V
+10V	+9.90V	+10.04V
+15V	+14.80V	+15.08V
+17V	+16.80V	+17.20V
-15V	-15.20V	-14.80V
+25V	+24.70V	+25.20V
-20V	-20.20V	-19.70V

Power Rail Troubleshooting

If any voltage rail measurements prove to be incorrect, the following procedure should enable you to identify the assembly or connector which is at fault. There are two possible entry points to this procedure, **All voltage rails incorrect** usually a dead instrument situation or **One or more rails correct** where the instrument is at least partly functioning.

All voltage Rails Incorrect.

1. Remove W1P from the A2 assembly and check for 24V rms between pins 2/3 and 4/5 of W1P. If this voltage is incorrect suspect W1 MMS power cable.
2. If the 24V is present check F1 on A2. If F1 is blown, replace it and isolate A2. This can be done by removing W2 from A7 then remove A2 and wrap it in an anti-static bag to prevent J2 and J3 from engaging in A1. Slide A2 back into its slots to provide mechanical support and re-connect W1P.
3. Switch on and check the voltage rails, if any voltage rails are incorrect suspect A2.

One or more voltage rails correct

1. Isolate A2 as explained in step 2 of the previous paragraph. Switch on and check all voltage rails, if any are incorrect suspect A2.
2. Remove the A3, A4 and A9 assemblies, reinstall A2 in the A1 assembly leaving W2 disconnected.
3. Switch on, if any voltage rail is incorrect suspect A1.
4. Switch off and reinstall A3, A4, A9 and W2 individually and in the order given.
5. Switch on and recheck each voltage rail on A2 after each installation. If any voltage rail is incorrect then the latest installed assembly is suspect. In the case of W2, A7 is also suspect.

Error Detector Assembly Level Troubleshooting

Overview

The basic strategy is to observe the system powering up and verify that no alarm conditions are present (overcurrent or HPMSIB problems). The error detector then executes a series of self tests including lighting all front panel LEDs for a few seconds before the display becomes visible. A pattern is then set up in the pattern generator and various error rates introduced. The error detector measures and displays these rates on the 70004 display. A check is made that **clk loss**, **data loss** and **sync loss** LEDs are extinguished and that no module errors are present. Trigger output is then verified followed by the Error inhibit and gate inhibit functions. Finally the performance tests are carried out. The block diagram shown in Figure 5-12 shows the basic layout of the error detector and how the various assemblies interact. A full description of the block diagram is given in the chapter **Theory of Operation**.




Figure 5-12. Error Detector Block Diagram

Figure 5-13 shows the error detector main signal cabling. A6 is shown as if viewed from the front right hand side of the instrument. A42 has been shown as viewed from the front left hand side of the instrument. This has been done to aid clarity.




Figure 5-13. Error Detector Signal Cabling

Error Detector Troubleshooting

Set up the equipment as shown in Figure 5-14 and in master, sub-master, slave configuration. (The error detector is master, the pattern generator sub-master).




Figure 5-14. Error Detector Hook-up

Power on Led checks.




Figure 5-15. Power-on LED Flow Chart

1. Switch the display and mainframe on. If the over current LED, I/O LED and HP MSIB LEDs are off, then proceed to the **Front Panel LED check** section. Otherwise continue as follows.
2. If the CURRENT LED is off proceed to step 5 otherwise continue as follows. Switch off the display and mainframe and remove W1P (the grey power cable part of W1) from the A2 assembly on the error detector.
3. Switch the display and mainframe on and check the CURRENT LED.

4. If the LED is off, re-connect W1P and proceed to the **Power rail troubleshooting** section. If the LED is on, suspect the W1 MMS cable to the error detector rear panel and replace if necessary.
5. If both the I/O LED on the mainframe or the HP MSIB led on the display are off then proceed to the **Front Panel LED check** section. Otherwise check all the voltage rails on A2 are within the limits shown in table 5-2.
6. If any voltage rails are out of specification, go to the **Power rail troubleshooting** section.
7. If all voltage rails are within specification, then check the W1 MMS cable (for short or open circuits) to the rear panel and replace if necessary.
8. If W1 MMS cable is correct then suspect the A3 assembly.

Front Panel LED check




Figure 5-16. Front Panel LED Flow Chart

Note



Due to the transient nature of the led test, system power will have to be cycled as each of the measurements in step 4 below is performed.

1. Cycle the power on the system and observe the front panel of the error detector. All LEDs should be on for a period of 10 seconds and then all but the gating LED should be off. If these conditions prevail then proceed to the **Display check** section. Otherwise proceed as follows.

2. If some LEDs light then proceed to step 4, otherwise proceed as follows.
3. If all LEDs stay off, check the voltage rails on the A2 assembly. If these are incorrect then go to the **Power rail troubleshooting** section otherwise proceed as follows.
4. Check the voltage levels on pins 3 to 13 of the A3 end of W3 are $5V \pm 0.15V$. (Use +5V as the voltage reference). If these are incorrect suspect W3 or A3, if they are correct then suspect A8.
5. If all LEDs remain on after ten seconds then remove W2 from A2 and check the voltages on A2. If any voltages are incorrect, proceed to the **Power rail troubleshooting** section, if all are correct then suspect A3 and/or the W2, A7 assemblies.
6. If the **ERR** LED is flashing, suspect A3 or the W1 MMS cable to the rear panel.
7. If the **ERR** LED is on press **Display** followed by **Report Errors** for further information on the problem.

Display Troubleshooting




Figure 5-17. Display Flow Chart

After the Front Panel LED check is completed, press the **display** key followed by **Next instr** softkey. The display should be similar to the following.

```

R T E 00:07:06 12.12.1992 USER
HP 70B42A ERROR DETECTOR (Main Results) (0,17)
Error Count: -----
Delta Error Count: 0
Error Ratio: -----
Delta Error Ratio: 0.000e+00
Clock Frequency: 1000.0 MHz
Power Loss Seconds: -----
Sync Loss Seconds: -----
Date - Time: 1992-12-04 07:21:15

HP 70B41B PATTERN GENERATOR (Status) (1,1B)
Data Normal
Pattern: PRBS 2^23-1
Trigger Pattern: 000000000000000000000000
Trigger Mode: PATTERN
Internal Clock Freq: 1,000,000,000 Hz
Ampl Hi-Lvl A1ten Term
Data: 500.0 mV 0.000 V 0.0 dB 0 V
Clock: 500.0 mV 250.0 mV 0.0 dB 0 V
Data Output: ON, Delay 0 s, Optimize DATA

```

1. If no display is present suspect the A3 assembly or the W1 MMS cable to the rear panel.
2. If a red **E** is present in the top lefthand corner of the display, press **Display** followed by **Report errors**. The display will give more information on the problem. A full error list together with possible causes is given at the end of this chapter.
3. If the **ERR** led is flashing, suspect A3 or the W1 MMS cable.

Error Detection Troubleshooting




Figure 5-18. Error Detection Flow Chart

Set the clock frequency to be 100 Mhz and set up a 1000 ... pattern of length sixteen bits, Verify that only the gating LED is lit on the Error detector. If any of **CLK Loss**, **Data Loss**, **Sync loss**, **Errors** LEDs are lit or the corresponding display messages are present then proceed to the appropriate section below. Otherwise proceed to the Trigger Output troubleshooting section.

Clock Circuitry Troubleshooting

1. If the **CLK** LED is off proceed to step 3, otherwise disconnect the 50 ohm termination on J2 of A42 and connect an oscilloscope at this point. Check that a clock waveform is displayed on the oscilloscope. If it is not, suspect W5 or HY118.
2. Re-connect the 50 ohm termination to J2.
3. Disconnect W7 from J4 on A42. Attach the oscilloscope lead to J4. Check the clock waveform is displayed, if it is not suspect HY143 or HY145 on A42.
4. Re-connect W7. Disconnect W6 from J3 on A6 and connect an oscilloscope at this point. The waveform should be similar to that in step 3. If this signal is incorrect then suspect HY144 on A6.

5. Suspect W6, HY124 on A6 or the A7 assembly if all the checks in steps 1 to 5 have been correct.

Data Circuitry Troubleshooting

1. If the **Data loss** LED is on or a *data loss* message is present, disconnect W4 from J2 on A6 and connect the pattern generator data output cable direct to J6 on A2. If the **Data loss** LED is off, suspect W4.
2. If the pattern is correct but the **Data loss** LED is on, suspect HY124 on A6 or the A4 assembly.

Trigger Output Troubleshooting

Set up a 1000 ... pattern of length 16 bits and connect an oscilloscope to the rear panel TRIGGER OUTPUT. The error detector trigger output is a square wave whose frequency will be the clock frequency divided by an integer in the range 16 to 256. If an oscilloscope connected to the TRIGGER OUTPUT does not display such a signal then suspect W8 or A7.

Sync Loss Troubleshooting

Check the clock out signal at A6 J3 is correct. If it is not suspect W6 or HY124.

Error Output and Auxiliary Input Troubleshooting

If either the Error Output or the Auxiliary Input performance tests fail then suspect cables W9 or W10 or the A7 assembly.

Checking PSU Supplies Rails

Note These checks are only valid when the Mainframe CURRENT led is **not** lit.



The A2 assembly component layout is shown below.




Figure 5-19. A2 PSU Component Layout

1. Connect a Digital Voltmeter set to DC volts to the following test points on the A2 PSU assembly (Use TP4, GND as reference).
2. Check each voltage reading is within the limits shown.

Module Supply Voltages

Test point	Supply	Minimum Voltage	Maximum Voltage
TP4	GND	0V	0V
TP10	+5V	+4.90V	+5.12V
TP13	-5.2V	-5.30V	-5.10V
TP12	-2V	-2.03V	-1.90V
TP9	+8V	+7.96V	+8.10V
TP8	+10V	+9.90V	+10.04V
TP7	+15V	+14.80V	+15.08V
TP6	+17V	+16.80V	+17.20V
TP15	-16V	-15.20V	-14.80V
TP5	+25V	+24.70V	+25.20V
TP16	-20V	-20.20V	-19.70V
TP14	-6.2V	-6.32V	-6.08V

Power Rail Troubleshooting

If any voltage rail measurements prove to be incorrect, the following procedure should enable you to identify the assembly or connector which is at fault. There are two possible entry points to this procedure as follows:




Figure 5-20. Power Rail Troubleshooting Flow Chart

All voltage rails incorrect.

1. Remove W1P from the A2 assembly and check for 24V rms between pins 2/3 and 4/5 of W1P. If this voltage is incorrect then suspect the W1 MMS cable.
2. If the 24V is present check F1 on A2. If F1 is blown, replace it and isolate A2. This can be done by removing W2 from A2 then remove A2 and wrap it in an anti-static bag to prevent J2 and J3 from engaging in A1. Slide A2 back into its slots to provide mechanical support and re-connect W1P.
3. Switch on and check the voltage rails, if any voltage rails are incorrect suspect A2.

One or more voltage rails correct

1. Isolate A2 as explained in step 2 of the previous section. Switch on and check all voltage rails, if any are incorrect suspect A2.
2. Remove the A3, A4 and A5 assemblies, reinstall A2 in the A1 assembly leaving W2 disconnected.

3. Switch on, if any voltage rail is incorrect suspect A1.
4. Switch off and reinstall A3, A42, A9 and W2 individually and in this order.
5. Switch on and recheck each voltage rail on A2 after each installation. If any voltage rail is incorrect then the latest installed assembly is suspect. In the case of W2, A7 is also suspect.

Repair

Repair

Introduction

When a faulty assembly has been identified using the troubleshooting procedures, the repair may be effected using the information in this chapter.

The recommended method of repair is assembly replacement.

Instrument Protection

Caution



1. The instrument contains static sensitive devices which may be damaged as a result of static discharge.
 2. To prevent equipment damage, do not disconnect circuit boards while the instrument is switched on.
 3. To avoid contamination of circuit board connectors **DO NOT HANDLE** or **TOUCH** the connector pins.
-

Anti-Static Precautions

All the printed circuit boards contained in this instrument have components and devices which are susceptible to damage by electrostatic discharge (ESD). To minimize the risks of damaging or decreasing the reliability of the instrument the following procedures and cautions should be observed when servicing the instrument.

Static-Free Workstation

All servicing should be carried out at a static-free workstation.

Soldering

When soldering components ensure that the soldering iron is earthed. Always use a metalized solder remover.

Anti-Static Freezer Spray

When attempting to locate temperature related faults, use only an approved anti-static freezer spray.

Anti-Static Products

The following table contains details of anti-static products which are available from Hewlett-Packard.

Anti-Static Products

Product	HP Part No.
Anti-Static workstation	9300-0792
Metalized solder remover	8690-0227
Wrist-Strap and cord	9300-0970

Ordering Information

To order a part listed in the replaceable parts table, quote the Hewlett Packard part number, indicate the quantity required, and address the order to the nearest Hewlett Packard office.

To order a part that is not listed in the replaceable parts table, include the instrument model number, instrument serial number, the description and function of the part, and the number of parts required. Address the orders to the nearest Hewlett Packard office.

Check Digit (CD)

The check digit listed with the replaceable parts in tables 6-1 and 6-2, should be quoted when ordering parts. The check digit is calculated from the part number and is used to detect any transmission errors in the part number. Use of the check digit therefore helps to ensure that you get the correct part.

After Service Product Safety Checks

Visually inspect the interior of the instrument for any signs of abnormal internally generated heat, such as discolored printed circuit boards or components, damaged insulation, or evidence of arcing. Determine and remedy the cause of any such conditions.

Review the Service Notes for this instrument and ensure that any safety related changes are incorporated.

Replaceable Parts

The information required to order parts for an HP 71600B Pattern Generator or Error Detector is given in Tables 6-1 and 6-2:

The information comprises the HP part numbers, a check digit (CD) and a description of the part.

HP 70841B Pattern Generator Replaceable Parts

HP 70841B Pattern Generator Replaceable Parts

Table 6-1. Pattern Generator Replaceable Part Numbers

Ref Des	HP Part Number	CD	Description
A1	70841-60101	8	Mother board assembly
A2	70841-60102	9	Power supply assembly
A3	70841-60103	0	Control Processor
A4	70841-60104	1	Data interface assembly
A6	70841-60106	3	Duriod assembly
A7	70841-60107	4	Parallel Generator assembly
A8	70841-60108	5	Front Panel LED Assembly
A5	70841-60109	6	Interface 1 assembly
A41	0950-2141	9	Disc Drive
BT1	1420-0380	2	Battery 3.68V
DSC1	70841-00140	9	Support Disc
DSC2	70841-10115	9	Demo Test Disc
HY116	70841-60116	5	MUX Assembly Hybrid
HY117	70841-60117	6	Data Amp
HY118	70841-60118	7	Clock I/P Hybrid
HY119	70841-60119	8	Clock O/P Hybrid
HY143	70841-60143	8	Switched Delay
HY144	70841-60144	9	Clock Driver
HY145	70841-60145	0	Vernier Hybrid
MP1	5022-0051	4	Latch module
MP2	70841-00101	2	Panel Front
MP3	70841-00102	3	Panel Rear
MP4	70841-00103	4	Clam Shell LWR

Table 6-1. Pattern Generator Replaceable Part Numbers (continued)

Ref Des	HP Part Number	CD	Description
MP5	70841-00104	5	Cover upper
MP6	70841-00105	6	Guide Support Front
MP7	70841-00106	7	Guide Support Rear
MP8	70841-00141	0	Duct
MP9	70841000142	1	Sub-Panel
MP10	70841-20016	0	Support Conn
MP11	70841-20010	4	Frame Front
MP12	70841-20111	6	Frame Rear
MP13	70841-20120	7	Clamp
MP14	70841-20121	8	Clamp Bracket
MP15	70841-20142	3	Duroid Blank
W1	70700-60001	7	Cable MSA/RBN
W2	70841-60032	4	Ribbon cable
W3	70841-60137	0	Cable (8 way)
W4	70841-60131	5	Semi-rigid coax
W5	70841-60120	1	Semi-rigid coax
W6	70841-60142	7	Delay Line s-rgd
W7	70841-60124	5	Semi-rigid coax
W8	70841-60124	5	Semi-rigid coax
W9	70841-60146	1	coax cable assembly
W10	70841-60146	1	coax cable assembly
W11	70841-60127	8	Semi-rigid coax
W12	70841-60126	7	Semi-rigid coax
W13	70841-60121	2	Semi-rigid coax
W14	70841-60141	6	coax cable assembly
W15	70841-60122	3	Semi-rigid coax
W16	70841-60122	3	Semi-rigid coax
msc	71600-90004	4	operating manual
msc	71600-90005	5	installation manual
msc	71600-90006	6	programming manual
msc	71600-90012	4	demo disc manual

HP 70842B Error Detector Replaceable Parts

HP 70842B Error Detector Replaceable Parts

Table 6-2. Error Detector Replaceable Part Numbers

Ref Des	HP Part Number	CD	Description
A1	70841-60101	8	Mother board assembly
A2	70841-60102	9	Power Supply assembly
A3	70842-60103	1	Processor assembly
A4	70842-60104	2	Meas uP/Demux
A5	70842-60109	7	Clock
A7	70842-60107	5	Parallel Generator
A8	70842-60108	6	Front Panel LED Assembly
HY118	70842-60118	8	Clock Input 2
HY124	70842-60124	6	Demux Assembly
HY143	70841-60143	8	Switched Delay
HY144	70842-60144	0	Clock Driver Hybrid
HY145	70841-60145	0	Vernier Hybrid
MP1	5022-0051	4	Latch Module
MP2	70841-00015	7	Panel Sub
MP3	70841-00103	4	Clam Shell Lwr
MP4	70841-00104	5	Cover Upper
MP5	70841-00105	6	Guide Support Front
MP6	70841-00106	7	Guide Support Rear
MP7	70841-00143	2	Duroid Support
MP8	70841-20010	4	Front Frame
MP9	70841-20106	9	Duroid Blank
MP10	70841-20111	6	Frame Rear
MP11	70841-20120	7	Clamp
MP12	70841-20121	8	Clamp Bracket
MP13	70841-20142	3	Duroid Blank
MP14	70842-00101	3	Panel Front
MP15	70842-00102	4	Panel Rear
W1	70700-60001	7	Cable MSA/RBN
W2	70841-60032	4	Ribbon cable
W3	70841-60137	0	Cable (8 way)
W4	70841-60130	4	Semi-rigid coax
W5	70841-60131	5	Semi-rigid coax
W6	70841-60126	7	Semi-rigid coax
W7	70841-60127	8	Semi-rigid coax
W8	70841-60146	1	Coax cable assembly
W9	70841-60132	5	Coax cable assembly
W10	70841-60146	1	Coax cable assembly

Theory of Operation

Theory of Operation

Overview

The pattern generator outputs NRZ binary data, complement of the data, clock signal, complement of the clock signal and a trigger pulse from the front panel. A clock signal (from an external synthesizer) is input, also via the front panel. The rear panel ERROR INJECT port allows external errors to be injected. The other rear panel port AUX INPUT can be used to control alternate patterns, alternate words or inhibit data.

To understand the operation of the pattern generator, refer to Figure 7-1.




Figure 7-1. Pattern Generator Block diagram

Pattern Generation

Parallel Pattern Generator

PRBS patterns are generated on the A7 assembly. User defined patterns are generated on A7 or retrieved from a floppy disc to the A7 assembly. The pattern selected appears at the output of A7 as a series of 16 bit words. A clock signal from the A6 assembly clocks each 16 bit word from the A7 assembly to the multiplexer (MUX) on the A6 assembly.

Trigger Pulse

A trigger pulse is output from A7 to A6, and then routed through A6 to the front panel.

Alternate Patterns

An alternate pattern can replace the existing pattern by driving the ALT WORD gating input of the gate array on A7 (AUX INPUT on rear panel) to a TTL high.

Error Inject

Errors can be injected into the pattern currently being output by the pattern generator. Each rising edge (TTL level) at the external error inject input of the gate array (rear panel ERROR INJECT port) causes a single error to be added to the pattern.

Clock Circuitry

External clock signals at the front panel CLOCK IN port are fed to the CLOCK INPUT hybrid on A42. Square wave clock signals are output from this hybrid to the SWITCHES and CLOCK OUTPUT hybrids on A42. The clock signal to the CLOCK OUTPUT hybrid is routed through a coaxial delay line which causes a fixed delay.

CLOCK OUTPUT Hybrid (A42)

This hybrid generates the CLOCK OUT and $\overline{\text{CLOCK OUT}}$ signals and adjusts their signal levels and dc offsets.

SWITCHES and VERNIER Hybrids (A42)

A squarewave clock signal from the CLOCK INPUT hybrid is routed to the SWITCHES and VERNIER hybrids on A42. These two hybrids make up a variable time delay of $\pm 1\text{ns}$. The SWITCHES hybrid allows fixed delays of 250, 500 and 1000 ps and the VERNIER hybrid delays from 0 to 250 ps in 1 ps increments. The clock output signal from the VERNIER hybrid is input to the CLOCK DRIVER hybrid on A6.

CLOCK DRIVER Hybrid (A6)

The CLOCK DRIVER hybrid amplifies the clock signal and cleans up the waveform. One output goes direct to the MUX hybrid, and the other to the DATA O/P AMP/RETIMER hybrid.

MUX Hybrid (A6)

The MUX hybrid circuit on A6 assembly takes the 16 bit data from the A7 gate array and multiplexes it up to a single bit data stream which is output to the Data O/P Amp/Retimer hybrid on A6.

The MUX circuitry contains a pyramid arrangement of single pole double throw switches as shown in Figure 7-2.




Figure 7-2. Mux configuration

The 16 bit data from the A6 gate array is fed to the first set of 8 switches. The outputs of these switches are fed to the next four switches and so on until a single bit data stream is output. The control of switch positions for each level of switches is derived by dividing the highest clock rate by 2 at each level.

A6 Data Output Amp/Retimer

The Data Output Amp/Retimer hybrid on A6 takes the serial data from the MUX and retimes it by passing it through a D-type flip-flop. This causes a one clock period delay. The hybrid also generates the Data and Data outputs to the front panel and adjusts their output signal levels and dc offsets.

Control and Interfacing

A3 Control Processor

The A3 assembly is the pattern generator control processor. This assembly communicates between the MMS bus on an MMS display or mainframe and Interfaces 1 and 2 (A5 and A4 assemblies). Communication with A5 and A4 is via the A1 motherboard assembly. The control processor also sends instrument status information to the A8 front panel LED assembly. Patterns to and from the floppy disc are transferred via A5 Interface 1, through A3 over the MMS bus to other instruments, an error detector for example.

A5 Interface 1

The A5 assembly Interface 1, controls the clock circuitry on A42 and sends and receives user patterns to and from the floppy disc drive. Control lines from A5 adjust the current supply to the Clock Input and Clock Output hybrids on A42. This adjusts the signal output levels. The dc offset levels of these hybrids are also controlled from A5. Phase shifter data from A3 is routed to A5. This data is used to adjust the Switches and Vernier hybrids of A42 to change the time delay of the clock signal.

Floppy Disc Drive

The 3.5 in floppy disc drive can store up to 12 user defined patterns of up to 4 Mbits in length. Patterns are transferred via A5 and A3 over the MMS bus and via A5 and A4 to and from the A7 gate array.

A4 Interface 2

The A4 assembly, provides the communication path between the A7 gate array and the rest of the instrument. All patterns are downloaded to or uplifted from the gate array via this interface. A4 also controls the Data Amp output level and waveform symmetry correction, clock driver bias, MUX enable and Retimer delay control.

A2 Power Supply Assembly

This assembly provides all the error detector's power requirements. A 24 volt 40 kHz sine wave from the rear panel MMS input (supplied from Mainframe or Display) is converted into the following dc voltage rails. -50v, -20v, -16v, -6.2v, -5.2v, -2v, +5v, +8v, +10v, +15v. The A2 distributes power via the A1 motherboard to A3, A4 and A5. A separate ribbon cable, W2, supplies power to the A7 gate array assembly.

Front Panel LED Assembly A8

The A8 front panel led assembly gives the instrument user information on the status of the instrument. Each LED, from left to right has the following function:-

RMT instrument under HP-IB control.

LSN in listen mode.

TLK talk mode.

SRQ service request issued.

ACT active.

ERR The instrument parser has detected an error.

CLK The instrument cannot detect a clock signal at its Clock Input.

LOSS

Error Detector Theory of Operation

Overview

The error detector module accepts incoming NRZ binary data and a clock signal via the front panel DATA IN and CLOCK IN ports. It then performs various comparisons and measurements on the data stream to determine error count, rate and various other criteria relative to its stored reference patterns. These measurements can be used to determine the quality of the system, device or network which is being tested. The error output and trigger outputs on the rear panel allow the operator to view the error occurrences on an oscilloscope. An Error Count Inhibit input on the rear panel allows the error counting process to be halted at any time or for any interval. Reference should be made to the block diagram in Figure 7-3 during the following discussion of the operation of the error detector.




Figure 7-3. Error Detector Block Diagram

Data Input Circuitry

Data at the front panel DATA IN port, is fed through a delay line, W4 and then to the de-multiplexer circuitry on A6. The delay is introduced so that positive and negative phase shifts of data relative to clock edge can take place. This will be explained further in the Clock circuitry section. The de-multiplexer hybrid or DEMUX on the A6 assembly is driven by a clock signal at the same rate as the incoming data. The demultiplexer takes the incoming serial data and outputs 16 bit wide data and a divide by sixteen clock signal to the error detector gate array on A7.

Clock Circuitry

A clock signal at the incoming data rate is input via the CLOCK IN port on the front panel. This signal is buffered by the CLOCK INPUT hybrid on A42. The signal out of this hybrid is fed to the SWITCHES hybrid also on A42. This hybrid introduces fixed time delays into the path of the clock signal of 250, 500 and 1000 ps. The signal out of the SWITCHES hybrid is fed to the VERNIER hybrid which introduces a variable delay into the clock signal path. This time delay has a resolution of 1ps. The SWITCHES and VERNIER hybrids combine to form a phase shifter. This gives a time shift in the relative positions of clock and data edges of ± 1 ns. Because a negative time delay is physically impossible, a fixed time delay, W4, is placed in the data path. This delay allows positive time delays to be added to the clock signal path which can simulate positive and negative time slips of data relative to clock signal transitions. The clock signal from the Vernier hybrid is fed to the CLOCK DRIVER hybrid on the A6 assembly. This circuit buffers the clock signal and is used to drive the DEMUX.

Error Detector Gate Array and RAM Memory

The error detection circuitry is contained in a gate array on the A7 assembly. A7 also contains the 4 megabit of RAM memory which will store the reference pattern. (This is the pattern against which the incoming data will be compared). Sixteen bit wide data from the DEMUX is compared with data from the reference pattern in RAM using an exclusive-or technique. Any errors which occur are counted by one of two counters on the gate array. One counter counts errors while the other counter is being read and vice versa. Errors are also output to the rear panel. The error counts are transferred to the Measurement processor, the A4 assembly where various calculations are performed to determine for example error rate, errored seconds and % availability. Error counting can be disabled at any time within the gate array on A7 by a TTL high signal on the Inhibit port on the rear panel.

A4 Measurement Processor and Demux Control Circuitry

The A4 assembly contains the measurement processor and control circuitry for the clock driver and demux. Error counts over a fixed gating period are received from the A7 assembly and processed to generate the various bit error measurements. Any measurements made are passed via the A1 motherboard to the A3 control processor. Power supply, bias and enable control circuitry for the CLOCK DRIVER and DEMUX hybrids is also contained on the A4 assembly.

A5 Interface 1 Assembly

Control circuitry for the remaining hybrid circuits is contained on the A5 assembly. This includes gain control of the CLOCK INPUT hybrid, enable control of the switches for the various fixed time delays and variable dc voltage control of the varicap diodes in the VERNIER hybrid.

A3 Control Processor

The A3 control processor is the main interface between the error detector function and the outside world. This assembly transmits and receives information over the MMS system bus via the rear panel connector. It then processes and distributes this information to and from:-

- A8 assembly-for instrument status information.

Via the A1 motherboard assembly to:-

1. A7 assembly-in the case of user pattern sequences.
2. A4 assembly-for error measurements and de-mux/clock driver control.
3. A5 assembly-for phase shift and clock input gain control information.

A8 Front Panel Board Assembly

This small assembly uses led indicators to convey the instrument status of the error detector to the user. The various indicators are as follows:-

HP-IB

- RMT-the error detector is under remote control.
- LSN-the error detector is configured to listen.
- TLK-the error detector is configured to talk.
- SRQ-a request for service has been generated.

Other indicators:-

- ACT-instrument is active.
- ERR-an error has been identified in the instrument.
- GATING-the instrument is gating.
- CLK LOSS-the input clock power level is below the specified minimum.
- DATA LOSS-the data input voltage level is below the specified minimum.

A2 Power Supply Assembly

This assembly provides all the error detector's power requirements. A 24 volt 40 kHz sine wave from the rear panel MMS input (supplied from Mainframe or Display) is converted into the following dc voltage rails. -50v, -20v, -16v, -6.2v, -5.2v, -2v, +5v, +8v, +10v, +15v. The A2 distributes power via the A1 motherboard to A3, A4 and A5. A separate ribbon cable, W2, supplies power to the A7 gate array assembly.

MMS Errors

MMS Errors - Reporting and Troubleshooting

Introduction

Some configurations, events and keystrokes are invalid while operating an HP 71600B system and produce error messages. The messages are grouped into non-permanent and permanent errors. A permanent error is one (usually associated with a hardware failure) that persists indefinitely. Non-permanent errors are generally associated with incorrect settings.

MMS Errors

An MMS error is indicated by a steady *E* on the Display or a steady *ERR* indicator on a module (if the module is a slave, its masters *ERR* indicator will be lit). An Error Number and Message may also appear on the Display.

Error Reporting

When an MMS Error occurs and an error message is not automatically displayed the following procedure enables you to access the *Error Reporting* function on the display:

1. Press the **DISPLAY** key.
2. Press the **REPORT ERRORS** softkey. If more than one element has reported errors, use the **MORE ERRORS** softkey, see the following page for *Error Messages*.

When errors are reported by a master, the model number and HP-MSIB address of the element that generated the error are displayed.

Error Troubleshooting

To troubleshoot an MMS Error, first note the error number using the reporting procedure above if necessary. Positive numbers indicate **Non-permanent or Permanent errors**. Negative numbers indicate **SCPI (Standard Commands for Programming Instruments) Errors**.

Non-Permanent Errors

These usually occur when conflicting settings or invalid data has been entered through the front panel keyboard. The displayed message and the description in the following table will normally show the cause of the error but if this is not understood refer to HP 71600B Operating Manual. Once the operator has entered correct data the error will be cleared and operation can continue as normal.

Permanent Errors

These are associated with a firmware or hardware problem in a System element. They can occur during power-on Selftest or during system operation and will be stored in memory. The faulty element will normally be identified in the displayed message (it's *ERR* indicator will also be lit). The following table lists errors for the Pattern Generator and Error Detector along with troubleshooting. Errors caused by bad calibration data may sometimes be cured by carrying out recalibration of the faulty module - see Section 4 Adjustments.

SCPI Errors

These are usually a result of an invalid programming command over the HP-IB. Refer to the *HP 71600B Series System Programming Manual*.

Non-permanent Errors

Error No.	Displayed Message	Description	Applicability*
101	Invalid set option		edet + pgen
102	Invalid query option		edet + pgen
103	Already gating	The instrument cannot be commanded to start gating while it is already gating.	edet
104	Already not gating	The instrument cannot be commanded to end gating while it is already not gating.	edet
105	Not while gating	This command is not permitted while the instrument is gating.	edet
106	Cannot gate while centering	This command is not permitted while the instrument is centering the eye height.	edet
107	Cannot gate while aligning	This command is not permitted while the instrument is aligning the eye width.	edet
108	Clock attenuator too large.		pgen
109	Keyboard locked	Commands that change the instrument's configuration are not permitted while the keyboard is locked.	edet + pgen
110	Window too small:		edet + pgen
111	Conflicts with run of zeros	The zero-substitution pattern requested is incompatible with the current setting of the run of zeros.	edet + pgen
112	Conflicts with zsub length	The run of zeros requested is incompatible with the current setting of the zero-substitution length.	edet + pgen
113	Conflicts with data high level	The data amplitude requested is incompatible with the current setting of the data high level.	pgen
114	Conflicts with data amplitude	The data high level requested is incompatible with the current setting of the data amplitude.	pgen
115	Need 2 adjacent locations	This item cannot be added to the User's Page because it needs two adjacent locations.	edet

*edet=Error Detector; pgen=Pattern Generator

Non-permanent Errors (continued)

Error No.	Displayed Message	Description	Applicability*
116	Logging already enabled	The instrument cannot be commanded to start logging while logging is already enabled.	edet
117	Logging already disabled	The instrument cannot be commanded to end logging while logging is already disabled.	edet
118	Not while logging enabled	This command is not permitted while the instrument has logging enabled.	edet
119	Slave needs service	The slave module has detected an error and is requesting that its error queue be read to identify the cause.	edet + pgen
120	Data attenuator too large	The instrument cannot produce the defined ECL levels with the current value of attenuator.	pgen
121	Slave not present	The command can be executed only if a slave module exists.	edet + pgen
122	Need 4 adjacent locations	This item cannot be added to the User's Page because it needs four adjacent locations.	edet
123	Do not have system clock	The date or time cannot be set in this instrument as it is not the holder of the system date and time (ie there is another module from which it picked up the date and time at power up).	edet
124	Cannot align data if gating	A Clock to Data Align cannot be performed while we are gating as it interferes with the calculation of measurement results.	edet
125	Cannot center if gating	A 0/1 Threshold Center cannot be performed while we are gating as it interferes with the calculation of measurement results.	edet
126	Cannot align data if centering	A Clock to Data Align cannot be performed while we are performing a 0/1 threshold center operation.	edet
127	Cannot center data if aligning	A 0/1 threshold center operation cannot be performed while we are performing a Clock to Data Align operation.	edet
128	Already have external controller	The CONTROLLER capability cannot be used when an external HP-IB controller is already connected.	edet

Non-permanent Errors (continued) (continued)

Error No.	Displayed Message	Description	Applicability*
129	Address conflicts with Err Det	Cannot set the printer address to that of the Error Detector.	edet
174	Non-volatile memory error	The non-volatile memory has failed causing the previous instrument setup to be lost.	edet + pgen
175	Results corrupted	The non-volatile memory has failed causing the measurement results to be lost.	edet
400	Pattern too large for store:		edet + pgen
401	Cursor position outside range:		edet + pgen
402	Invalid pattern length	The chosen length for the pattern cannot be generated by the instrument. The length must lie within the specified resolution. Only generated when the user pattern memory is active.	pgen + edet
403	Pattern length out of range	The pattern length is too large for the store.	pgen + edet
404	Invalid char(s) in label	A character in the label is not valid.	pgen + edet
405	Alternate patterns have no trigger bit	Alternate patterns do not have a trigger bit position. It is an error to try and set the trigger bit for a pattern store containing an alternate pattern.	pgen + edet
406	Straight patterns have no trigger mode	Straight patterns do not have a trigger mode. It is an error to try and set the trigger mode for a pattern store containing a straight pattern.	pgen + edet
407	Pattern store label too long	The label for the pattern store exceeds the maximum length allowed.	pgen + edet
408	Invalid pattern store	The pattern store number does not identify a valid store.	pgen + edet
409	Straight patterns have no half B	Attempt to perform an operation specific to an alternate pattern when the pattern store contains a straight pattern.	pgen + edet
410	Disk drive disabled	The disk drive has been internally disabled. The requested action on the disk drive can not be performed.	pgen

Non-permanent Errors (continued) (continued)

Error No.	Displayed Message	Description	Applicability*
411	Disk pattern header invalid	An error has been detected in the information within the file holding the pattern store data. The file may be corrupted.	pgen
414	Disk pattern store invalid	The index field in the file containing the pattern store data is set to an illegal value. The file may be corrupted.	pgen
415	Disk pattern type invalid	The pattern type field in the file containing the pattern store data is set to an illegal value. The file may be corrupted.	pgen
416	Disk pattern label invalid	The pattern label in the file containing the pattern store data contains an illegal character. The file may be corrupted.	pgen
417	Internal disk error	Internal failure in disc system	pgen
418	Unrecognized disk error	An unrecognized error has occurred whilst using the disk.	pgen
419	Directory overflow	Directory Overflow. Although there may be room on the media for the file, there is no room in the directory for another file name.	pgen
420	Pattern file not found	There is no file corresponding to the pattern store on the disc.	pgen
421	End of pattern file error	Operation caused the end of file to be reached. No data left whilst reading, or space left when writing to a pattern store.	pgen
422	Disk full	The disk is full. There is not enough free space for the specified size of pattern store.	pgen
423	Bad disk controller	There is a hardware problem with the floppy disk control electronics.	pgen
424	File open on disk	Operation not allowed on open file. May arise after changing the disk whilst an operation is in progress.	pgen
425	Media changed or not in drive	Disk changed or not in drive. Either there is no disc in the drive, or the eject button is pressed whilst the disk is being accessed.	pgen
426	Bad disk drive	Mass storage unit not present. A hardware problem.	pgen

Non-permanent Errors (continued) (continued)

Error No.	Displayed Message	Description	Applicability*
427	Disc write protected	Write protected. Attempting to change the contents of a disk with it's write-protect tab set. Saving to a pattern store on disk, deleting a pattern store from the disk, or formatting a disk all generate this error if the disk is write-protected.	pgen
428	Disk media uninitialized	Media not initialized. The disk must be formatted before it is used to store pattern information.	pgen
429	Disk data read error	Read data error. The media is physically or magnetically damaged, and the data can not be read.	pgen
430	Disk check read error	Checkread error. An error was detected when reading the data just written. The media is probably damaged.	pgen
431	Corrupt disk	Disc may be corrupt.	pgen
435	Unable to reload edit buffer	During power-on, the user pattern memory could not be reloaded from the appropriate pattern store.	pgen

Permanent Errors

Error No.	Displayed Message	Description	Applicability*
Error codes associated with A5 board			
130	Interface 1 board missing	The Interface 1 board is not present in the instrument.	edet + pgen
134	Too much calibration data	There is too much Phase Shifter (Vernier) calibration data to be held internally by the firmware. This must mean a bad calibration or that the calibration method has changed and this firmware is out of date.	edet + pgen
135	Vernier not calibrated	The calibration data for the Phase Shifter Vernier has been corrupted in the EEPROM.	edet + pgen
136	EEPROM sync-loss contents error	The calibration data for sync-loss detection has been corrupted in the EEPROM.	edet
137	EEPROM module ID error.	The calibration data for module identification has been corrupted in the EEPROM.	edet
Error codes associated with A4 board			
140	Interface 2 board missing	The Interface 2 board is not present in the instrument.	pgen
143	Interface 2 freq meas error	The self-test firmware detected that a frequency measurement could not be started correctly.	pgen
144	EEPROM data contents error	The calibration data for the data amplifier has been corrupted in the EEPROM.	pgen
145	EEPROM clock contents error	The calibration data for the clock amplifier has been corrupted in the EEPROM.	pgen
146	EEPROM crc error:		edet + pgen
Error codes associated with A7 board			
150	Gate array board missing	The Gate Array board is not present in the instrument.	edet + pgen
153 to 168	Gate array RAM (U3 - U18) error:	The self-test firmware detected a problem with writing to and reading from the ECL RAM CHIP U3 - U18 on the Gate Array board.	edet + pgen

Permanent Errors (continued)

Error No.	Displayed Message	Description	Applicability*
170 to 173	Ram (U8 - U11) error:	The Self-test firmware detected a problem with writing reading from the RAM on the Control Processor Board U8 - U11.	pgen + edet
174		See the section on Non-Permanent errors	
175		See the section on Non-Permanent errors	
176		NV-RAM (U22) error:	
177		NV-RAM (U23) error:	
Error codes associated with ROM			
180	ROM (U6) error	The self-test firmware detected an error during the CRC check of the Read Only Memory (ROM) on the Control Processor Board U6.	edet + pgen
181	ROM (U7) error	The self-test firmware detected an error during the CRC check of the Read Only Memory (ROM) on the Control Processor Board U7.	edet + pgen
185	PIT contents corrupt:	The Peripheral Interface/Timer (PI/T) device on the Control Processor board is not correctly retaining the values placed in it's Timer Preload Registers.	pgen + edet
186	PIT timer failure:	The Peripheral Interface/Timer (PI/T) device on the Control Processor board is not correctly counting time.	pgen + edet
Error codes associated with HP-MSIB			
190	MSIB error	The internal self-test of the HP-MSIB bus has detected an error.	edet + pgen
191	Unrecognized slave found	An unrecognized MMS module has been found in this module's slave address space.	edet + pgen
192	Too many slaves found	More than the permitted number of slaves have been found in this module's slave address space.	edet + pgen

Permanent Errors (continued)

Error No.	Displayed Message	Description	Applicability *
193	Slaved patt gen f/w incompatible	The firmware version of the slaved Pattern Generator is too old to be compatible.	edet
194	Slaved clock f/w incompatible	The firmware version of the slaved clock is too old to be compatible.	pgen
Error codes associated with A4 measurement processor			
200	Measurement board missing	The Measurement Processor board is not present in the instrument.	edet
201	DPRAM test error	The Self-test firmware detected a problem with writing to and reading from the Dual Port RAM (DPRAM) on the Control Processor Board U28.	edet
202	DPRAM exchange error	An error occurred in the firmware when we tried to create an exchange for processing results.	edet
203	DPRAM initialization error	An error occurred in the firmware when trying to set up the firmware for processing of results from the DPRAM.	edet
204	DPRAM timeout error	The Control Processor firmware timed out while waiting for a response to a command sent to the Measurement Processor.	edet
205	Invalid DPRAM command	An invalid command has been sent via DPRAM to the Measurement Processor from the Control Processor.	edet
207	Results missed error	One or more sets of results from the Measurement Processor has been missed by the Control Processor.	edet
208	Measurement firmware incompatible	The firmware in the Measurement Processor is incompatible with the firmware in the control processor.	edet
210	Pattern type protocol error	An invalid pattern type command has been sent to the Measurement processor from the control processor.	edet
211	Pattern length protocol error #1	An invalid pattern length command has been sent to the Measurement processor from the control processor.	edet

Permanent Errors (continued)

Error No.	Displayed Message	Description	Applicability*
212	Polarity protocol error	An invalid pattern polarity command has been sent to the Measurement processor from the control processor.	edet
213	Sync protocol error	An invalid sync command has been sent to the Measurement processor from the control processor.	edet
214	Threshold protocol error	An invalid sync threshold command has been sent to the Measurement processor from the control processor.	edet
215	Clock edge protocol error	An invalid clock edge command has been sent to the Measurement processor from the control processor.	edet
216	Pattern length protocol error #2	An invalid pattern length command has been sent to the Measurement processor from the control processor.	edet
217	Header protocol error	An invalid command has been sent to the Measurement processor from the control processor.	edet
218	Measurement board ROM (U3) error	The self-test firmware detected an error during the CRC check of the Read Only Memory (ROM) on the Measurement Processor Board U3.	edet
219	Measurement board ROM (U4) error	The self-test firmware detected an error during the CRC check of the Read Only Memory (ROM) on the Measurement Processor Board U4.	edet
220	Measurement board RAM (U5) error	The Self-test firmware detected a problem with writing to and reading from the RAM on the Measurement Processor Board U5.	edet
221	Measurement board RAM (U6) error	The Self-test firmware detected a problem with writing to and reading from the RAM on the Measurement Processor Board U6.	edet

Permanent Errors (continued)

Error No.	Displayed Message	Description	Applicability*
222	Measurement board PIT timer error	The Peripheral Interface / Timer (PI/T) device on the Measurement Processor board is not correctly counting time.	edet
223	Measurement board PIT contents error	The Peripheral Interface / Timer (PI/T) device on the Measurement Processor board is not correctly retaining the values placed in it's Timer Preload Registers.	edet
224	Pattern length protocol error #3	An invalid pattern length command has been sent to the Measurement processor from the control processor.	edet

*edet=Error Detector; pgen=Pattern Generator

Standard Commands for Programming Instruments (SCPI)

Command Error (CME)	Execute Error (EXE)	Query Errors (QYE)
-100 to -199	-200 to -299	-400 to -499

For more details on programming errors, see the *HP 71600 Series System Programming Manual*.

Index

A

- A4 Interface 2, 7-4
- A5 Interface 1, 7-4
- Accessing Fuses
 - Display, 2-6
 - Mainframe, 2-6
- Add Errors, 1-12
- Addressing
 - HP-MSIB, 2-13
- Address Switches
 - Clock Source, 2-9
 - Display, 2-9
 - Error Detector Module, 2-7
 - Pattern Generator, 2-8
- Adjustments, 4-1
- After service safety checks, 6-3
- Alternate Patterns, 1-11, 7-2
- Alternating Word Test Pattern, 1-11
- Anti static precautions required, 6-1
- AUX INPUT, 1-13

C

- CD, check digit for ordering parts, 6-3
- Check digit, use when ordering parts, 6-3
- Checks, safety, after service, 6-3
- Clock Circuitry, 7-2
- Clock Driver, 7-2
- Clock Driver Adjust, 4-6
- Clock Input Levels, 3-5
- Clock Loss Adjustment, 4-6
- Clock Loss Troubleshooting, 5-11
- Clock Output Hybrid, 7-2
- Clock Output Waveforms, 3-9
- Clock Source Address Switches, 2-9
- Communication Troubleshooting, 5-12
- Configuring an Error Performance Analyzer,
2-12
- Configuring a Pattern Generator, 2-12
- Controller, 1-5
- Control Processor, 7-4, 7-8
- CURRENT Troubleshooting, 5-8

D

- Data Input, 7-6
- DATA LOSS Troubleshooting, 5-11
- Data Output Amp/Retimer, 7-3
- Data Output Inhibit, 1-14
- Data Output Waveforms, 3-15
- Demux Control, 7-7
- Disc Drive, 7-4
- Display Address Switches, 2-9
- Display Line Voltage Selector, 2-4
- Documentation Description, 1-1

E

- Element Level Troubleshooting Chart, 5-4
- Environmental, 1-5
- Error Analysis, 1-16
- Error Codes, A-2
- Error Count Inhibit, 1-19
- Error Detector Adjustments, 4-6
- Error Detector Module Address Switches, 2-7
- Error Detector Module Removal, 2-20
- Error Inject, 1-12, 7-2
- Error Measurements, 1-16
- Error Output, 1-18

F

- Frequency Measurement, 1-12, 1-16
- Frequency Range, 1-10
- Frequency Range (error detector), 1-15
- Fuses, 2-6

G

- Gate Array, 7-7
- Gating Periods, 1-17
- General Information, v
- Graphics Display, 1-1

H

- HP 70004A, 1-7
- HP 70311A, 1-21
- HP 70841B, 1-9
- HP 70842B, 1-15
- HP-MSIB Addressing, 2-13
- HP-MSIB Cables, 2-13
- HP-MSIB Troubleshooting, 5-9

I

Indicators (error detector), 1-20
Indicators (pattern generator), 1-13
Inhibit Data Output, 1-14
Input AUX, 1-13
Installation and Verification Manual, 1-1
Installing an Error Detector Module, 2-13
Installing a Pattern Generator Module, 2-13
Installing Modules, 2-13
Instruments Covered by Manual, 1-3
Intrinsic Jitter, 3-21

L

LED Assembly, 7-5
Line Fuses, 2-6
Line Voltages, 2-3
LINE VOLTAGE SELECTOR
 Display, 2-4
 Mainframe, 2-5
Logging results, 1-19

M

Mainframe, 1-1, 1-7
Mainframe Line Voltage Selector, 2-5
Measurement Period, 1-17
Measurement Processor, 7-7
MMS Errors, A-1
Module Removal, 2-20
MUX hybrid, 7-2

O

Operating Temperature, 2-2
Operational Verification, 3-4
Options, 1-6

P

Parts
 CD, check digit, 6-3
 Descriptions, 6-4
 Ordering information, 6-3
 Replaceable, 6-4
 Replaceable, part numbers, 6-4
Pattern Generation, 7-1
Pattern Generator Module Address Switches,
 2-8
Pattern Generator Module Removal, 2-20
Pattern Generator Specifications, 1-10
Pattern Length, 3-26
Patterns, 1-10
Patterns (error detector), 1-15
Pattern Stores, 1-11
Power Cables, 2-4
Power Requirements, 1-5
Power Supply, 7-4, 7-8

Preset HP-IB Addresses, 2-10
Preset HP-MSIB Addresses, 2-7
Print Modes, 1-19
Programming Manual, 1-1

R

Rack Mounts, 2-10
Ram Memory, 7-7
Recommended Test Equipment, 3-3
Remote Control, 1-5
Repair, 6-1
 Anti-static precautions required, 6-1
Replaceable parts, 6-4

S

Safety checks, after service, 6-3
Safety Considerations, 1-3
Selftest (at power-on), 2-19
Soldering, 6-1
Specification, 1-3
Specifications, 1-21
Specifications (pattern generator), 1-10
Storage Temperature, 2-2
Switches Hybrid, 7-2
Synchronization, 1-18
System Configuration
 Error Performance Analyzer, 2-12
 Pattern Generator, 2-12
System Indicators, 5-5

T

Theory of Operation, 7-1
Trigger Output, 1-19, 3-21
Trigger Pulse, 1-12, 7-2
Troubleshooting
 Clock Loss, 5-11
 Communication Problem, 5-12
 CURRENT, 5-8
 DATA LOSS, 5-11
 HP-MSIB, 5-9
 MMS Errors, A-1
 System Indicators, 5-5
 VOLT/TEMP, 5-7

U

User Functions, 1-21
User Interface, 1-21

V

Vernier Hybrid, 7-2
VOLT/TEMP Troubleshooting, 5-7

W

Word Test Patterns, 1-11

Z

Zero Substitution, 1-11

